DAC8413FPCZ Analog Devices Inc, DAC8413FPCZ Datasheet - Page 5
![DAC 4-CH R-2R 12-Bit 28-Pin PLCC](/photos/6/63/66399/505-28-plcc_sml.jpg)
DAC8413FPCZ
Manufacturer Part Number
DAC8413FPCZ
Description
DAC 4-CH R-2R 12-Bit 28-Pin PLCC
Manufacturer
Analog Devices Inc
Datasheet
1.DAC8412FPCZ.pdf
(20 pages)
Specifications of DAC8413FPCZ
Package
28PLCC
Resolution
12 Bit
Conversion Rate
167 KSPS
Architecture
R-2R
Digital Interface Type
Parallel
Number Of Outputs Per Chip
4
Output Type
Voltage
Full Scale Error
±8 LSB
Integral Nonlinearity Error
±4 LSB
Maximum Settling Time
10(Typ) us
Settling Time
6µs
Number Of Bits
12
Data Interface
Parallel
Number Of Converters
4
Voltage Supply Source
Single Supply
Power Dissipation (max)
330mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-LCC (J-Lead)
Number Of Channels
4
Interface Type
Parallel
Single Supply Voltage (typ)
5V
Dual Supply Voltage (typ)
±15V
Power Supply Requirement
Single/Dual
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
5.25V
Dual Supply Voltage (min)
±14.25V
Dual Supply Voltage (max)
±15.75V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DAC8413FPCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
DAC8413FPCZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Parameter
SUPPLY CHARACTERISTICS
1
2
3
4
5
All supplies can be varied ±5%, and operation is guaranteed. Device is tested with V
For single-supply operation only (V
Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.
All parameters are guaranteed by design.
All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
Write Data Setup
Write Data Hold
Load Data Pulse Width
Reset Pulse Width
Chip Select Read Pulse Width
Read Data Hold
Read Data Setup
Data to High-Z
Chip Select to Data
Power Supply Sensitivity
Positive Supply Current
Negative Supply Current
Power Dissipation
A0/A1
DATA
OUT
R/W
CS
t
RCS
Figure 3. Data Output (Read Timing)
HIGH-Z
t
CSD
t
AS
DATA VALID
t
REFL
RDS
= 0.0 V, V
t
t
AH
RDH
SS
= 0.0 V). Due to internal offset errors, INL and DNL are measured beginning at 0x005.
t
HIGH-Z
DZ
Symbol
t
t
t
t
t
t
t
t
t
PSS
I
I
P
DD
SS
WDS
WDH
LDW
RESET
RCS
RDH
RDS
DZ
CSD
DISS
Conditions
t
t
t
t
C
C
V
V
V
Rev. F | Page 5 of 20
WCS
WCS
RCS
RCS
L
L
SS
SS
SS
= 10 pF
= 100 pF
= −5.0 V
= 0 V
= −5.0 V
= 170 ns
= 170 ns
= 150 ns
= 150 ns
DD
= 4.75 V.
DATA IN
RESET
A0/A1
LDAC
R/W
Figure 4. Data Write (Input and Output Registers) Timing
CS
t
WDS
t
t
WS
t
AS
LS
t
RESET
Min
20
0
180
150
170
20
0
−10
t
WCS
DAC8412/DAC8413
Typ
100
7
60
110
t
t
WH
AH
t
LH
Max
200
320
12
t
WDH
t
LDW
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ppm/V
mA
mA
mW
mW