HEF4040BPN NXP Semiconductors, HEF4040BPN Datasheet - Page 6
HEF4040BPN
Manufacturer Part Number
HEF4040BPN
Description
Counter/Divider Single 12-Bit Binary UP 16-Pin PDIP Bulk
Manufacturer
NXP Semiconductors
Type
Binaryr
Specifications of HEF4040BPN
Logic Family
HEF4000
Package
16PDIP
Logic Function
Counter/Divider
Operation Mode
UP Counter
Direction Type
Uni-Directional
Number Of Elements Per Chip
1
Typical Operating Supply Voltage
3.3|5|9|12 V
Operating Temperature
-40 to 85 °C
Counter Type
Binary Counters
Counting Method
Asynchronous
Counting Sequence
Down
Operating Supply Voltage
4.5 V to 15.5 V
Operating Temperature Range
- 40 C to + 125 C
Mounting Style
Through Hole
Package / Case
DIP-16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
HEF4040BP,652
NXP Semiconductors
Table 6.
V
[1]
[2]
[3]
Table 7.
P
HEF4040B_6
Product data sheet
Symbol
t
t
t
f
Symbol
P
t
W
rec
max
SS
D
D
can be calculated from the formulas shown. V
= 0 V; T
For loads other than 50 pF at the n
t
The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C
t
is the same as t
Parameter
transition time
pulse width
recovery time
maximum
frequency
Dynamic characteristics
Dynamic power dissipation P
Parameter
dynamic power
dissipation
amb
= 25
THL
°
C; unless otherwise specified; for test circuit see
and t
TLH
.
V
10 V
15 V
5 V
see
MR input;
Conditions
CP input HIGH;
minimum width;
see
MR input HIGH;
minimum width;
see
see
CP input;
see
DD
th
output, use the slope given.
Figure 5
Figure 5
Figure 5
Figure 5
Figure 5
…continued
Typical formula for P
P
P
P
D
D
D
D
= 400 × f
= 2000 × f
= 5200 × f
Rev. 06 — 25 November 2009
SS
= 0 V; t
V
10 V
15 V
10 V
15 V
10 V
15 V
10 V
15 V
10 V
15 V
5 V
5 V
5 V
5 V
5 V
DD
i
+ Σ(f
i
i
+ Σ(f
+ Σ(f
r
= t
o
o
o
× C
[3]
f
× C
× C
≤
D
Extrapolation formula
10 ns + (1.00 ns/pF)C
20 ns; T
L
) × V
9 ns + (0.42 ns/pF)C
6 ns + (0.28 ns/pF)C
(μW)
L
L
) × V
) × V
Figure
DD
DD
DD
amb
2
2
2
= 25
6.
°
C.
where:
f
f
C
V
Σ(f
i
o
DD
= input frequency in MHz,
L
= output frequency in MHz,
L
L
L
o
12-stage binary ripple counter
= output load capacitance in pF,
[1]
× C
= supply voltage in V,
L
Min
-
-
-
50
30
20
40
30
20
40
30
20
10
15
25
) = sum of the outputs.
HEF4040B
Typ
60
30
20
25
15
10
20
15
10
20
15
10
20
30
50
© NXP B.V. 2009. All rights reserved.
Max
120
-
-
-
-
-
-
-
-
-
-
-
-
60
40
L
in pF)
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
6 of 13