M4A3-128/64-12VI LATTICE SEMICONDUCTOR, M4A3-128/64-12VI Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
M4A3-128/64-12VI
Manufacturer Part Number
M4A3-128/64-12VI
Description
CPLD ispMACH™ 4A Family 5K Gates 128 Macro Cells 66.7MHz/95MHz EECMOS Technology 3.3V 100-Pin TQFP Tray
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.M4A5-6432-10JNC.pdf
(62 pages)
Specifications of M4A3-128/64-12VI
Package
100TQFP
Family Name
ispMACHÂ 4A
Device System Gates
5000
Number Of Macro Cells
128
Maximum Propagation Delay Time
12 ns
Number Of User I/os
64
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
66.7|95 MHz
Number Of Product Terms Per Macro
20
Operating Temperature
-40 to 85 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A3-128/64-12VI
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES
Input Register Delays with ZHT Option:
t
t
Input Latch Delays with ZHT Option:
t
t
t
Zi
Output Delays:
t
t
t
t
Power Delay:
t
Reset and Preset Delays:
t
t
t
t
Clock/LE Width:
t
t
t
t
t
t
t
t
t
SIRZ
HIRZ
SILZ
HILZ
PDIL
BUF
SLW
EA
ER
PL
SRi
SR
SRR
SRW
WLS
WHS
WLA
WHA
GWS
GWA
WIRL
WIRH
WIL
Input register setup time - ZHT
Input register hold time - ZHT
Input latch setup time - ZHT
Input latch hold time - ZHT
Transparent input latch to internal
feedback - ZHT
Output buffer delay
Slow slew rate delay adder
Output enable time
Output disable time
Power-down mode delay adder
Asynchronous reset or preset to internal
register output
Asynchronous reset or preset to register
output
Asynchronous reset and preset register
recovery time
Asynchronous reset or preset width
Global clock width low
Global clock width high
Product term clock width low
Product term clock width high
Global gate width low (for low
transparent) or high (for high
transparent)
Product term gate width low (for low
transparent) or high (for high
transparent)
Input register clock width low
Input register clock width high
Input latch gate width
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
6.0
0.0
6.0
0.0
7.0
7.0
2.0
2.0
3.0
3.0
4.0
4.0
3.0
3.0
4.0
-5
6.0
1.5
2.5
7.5
7.5
2.5
7.5
9.0
6.0
0.0
6.0
0.0
7.0
7.0
2.0
2.0
3.0
3.0
4.0
4.0
3.0
3.0
4.0
ispMACH 4A Family
-55
6.0
1.5
2.5
7.5
7.5
2.5
7.7
9.2
6.0
0.0
6.0
0.0
7.5
8.0
2.5
2.5
3.5
3.5
4.5
4.5
3.5
3.5
4.5
-6
10.0
6.0
1.8
2.5
8.5
8.5
2.5
8.0
6.0
0.0
6.0
0.0
7.5
8.0
2.5
2.5
3.5
3.5
4.5
4.5
3.5
3.5
4.5
-65
10.0
6.0
2.0
2.5
8.5
8.5
2.5
8.0
10.0
6.0
0.0
6.0
0.0
8.0
3.0
3.0
4.0
4.0
5.0
5.0
4.0
4.0
5.0
-7
12.0
6.0
2.5
2.5
9.5
9.5
2.5
9.5
10.0
6.0
0.0
6.0
0.0
8.0
4.0
4.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
-10
10.0
10.0
11.0
14.0
6.0
3.0
2.5
2.5
10.0
12.0
6.0
0.0
6.0
0.0
5.0
5.0
8.0
8.0
6.0
6.0
6.0
6.0
6.0
-12
12.0
12.0
13.0
16.0
6.0
3.0
2.5
2.5
1
15.0
15.0
6.0
0.0
6.0
0.0
6.0
6.0
9.0
9.0
6.0
9.0
6.0
6.0
6.0
-14
15.0
15.0
16.0
19.0
6.0
3.0
2.5
2.5
Unit
39
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns