XC3S1000-4FGG320I Xilinx Inc, XC3S1000-4FGG320I Datasheet - Page 126

FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 320-Pin FBGA

XC3S1000-4FGG320I

Manufacturer Part Number
XC3S1000-4FGG320I
Description
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 320-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S1000-4FGG320I

Package
320FBGA
Family Name
Spartan®-3
Device Logic Units
17280
Device System Gates
1000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
221
Ram Bits
442368
Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
221
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
320-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1587
XC3S1000-4FGG320I

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1000-4FGG320I
Manufacturer:
XILINX
Quantity:
392
Part Number:
XC3S1000-4FGG320I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1000-4FGG320I
Manufacturer:
XILINX
0
Part Number:
XC3S1000-4FGG320I
0
Spartan-3 FPGA Family: Pinout Descriptions
VQ100 Footprint
126
22
14
7
0
IO_L40N_7/VREF_7
IO_L24N_6/VREF_6
IO_L40P_6/VREF_6
IO_L01P_7/VRN_7
IO_L01N_7/VRP_7
IO_L01P_6/VRN_6
IO_L01N_6/VRP_6
Figure 42: VQ100 Package Footprint (top view). Note pin 1 indicator in top-left corner and logo orientation.
I/O: Unrestricted, general-purpose user I/O
DCI: User I/O or reference resistor input for
bank
CONFIG: Dedicated configuration pins
N.C.: No unconnected pins in this package
IO_L21N_7
IO_L23N_7
IO_L40N_6
IO_L21P_7
IO_L23P_7
IO_L40P_7
IO_L24P_6
VCCAUX
VCCO_7
VCCO_6
VCCINT
GND
GND
GND
M1
M0
IO
IO
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
2
3
4
5
6
7
8
9
(
no VREF, no DCI)
Bank 5
Bank 0
12
10
8
4
DUAL: Configuration pin, then possible
user I/O
GCLK: User I/O or global clock buffer
input
JTAG: Dedicated JTAG port pins
GND: Ground
www.xilinx.com
(no VREF)
Bank 1
Bank 4
7
8
4
4
VREF: User I/O or input voltage reference for
bank
VCCO: Output voltage supply for bank
VCCINT: Internal core voltage supply (+1.2V)
VCCAUX: Auxiliary voltage supply (+2.5V)
DS099-4 (v2.5) December 4, 2009
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
Product Specification
IO_L01N_2/VRP_2
IO_L01P_2/VRN_2
GND
IO_L21N_2
IO_L21P_2
VCCO_2
VCCINT
IO_L24N_2
IO_L24P_2
GND
IO_L40N_2
IO_L40P_2/VREF_2
IO_L40N_3/VREF_3
IO_L40P_3
IO_L24N_3
IO_L24P_3
IO
VCCAUX
VCCO_3
GND
IO
IO_L01N_3/VRP_3
IO_L01P_3/VRN_3
CCLK
DONE
DS099-4_15_042303
R

Related parts for XC3S1000-4FGG320I