XC3S100E-4VQG100I Xilinx Inc, XC3S100E-4VQG100I Datasheet - Page 42

FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP

XC3S100E-4VQG100I

Manufacturer Part Number
XC3S100E-4VQG100I
Description
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S100E-4VQG100I

Package
100VTQFP
Family Name
Spartan®-3E
Device Logic Cells
2160
Device Logic Units
240
Device System Gates
100000
Number Of Registers
1920
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
66
Ram Bits
73728
Number Of Logic Elements/cells
2160
Number Of Labs/clbs
240
Total Ram Bits
73728
Number Of I /o
66
Number Of Gates
100000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
100-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S100E-4VQG100I
Manufacturer:
XILINX
Quantity:
2 100
Part Number:
XC3S100E-4VQG100I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S100E-4VQG100I
Manufacturer:
XILINX
0
Functional Description
Setting the WRITE_MODE attribute to a value of
WRITE_FIRST, data is written to the addressed memory
location on an enabled active CLK edge and is also passed
to the DO outputs. WRITE_FIRST timing is shown in the
portion of
42
Figure 33
Figure 33: Waveforms of Block RAM Data Operations with WRITE_FIRST Selected
Figure 34: Waveforms of Block RAM Data Operations with READ_FIRST Selected
during which WE is High.
Data_in
Data_in
ADDR
ADDR
CLK
CLK
WE
WE
DO
DO
EN
EN
DI
DI
DISABLED
DISABLED
0000
0000
DI
DI
Internal
Memory
Internal
Memory
XXXX
XXXX
aa
aa
READ
READ
MEM(aa)
MEM(aa)
DO
www.xilinx.com
DO
bb
MEM(bb)=1111
1111
bb
MEM(bb)=1111
1111
WRITE
WRITE
old MEM(bb)
Setting the WRITE_MODE attribute to a value of
READ_FIRST, data already stored in the addressed loca-
tion passes to the DO outputs before that location is over-
written with new data from the DI inputs on an enabled
active CLK edge. READ_FIRST timing is shown in the por-
tion of
Data_out = Data_in
1111
Prior stored data
Figure 34
2222
cc
2222
cc
MEM(cc)=2222
MEM(cc)=2222
WRITE
WRITE
old MEM(cc)
2222
during which WE is High.
dd
dd
DS312-2_05_020905
DS312-2_06_020905
XXXX
XXXX
READ
READ
MEM(dd)
MEM(dd)
DS312-2 (v3.8) August 26, 2009
Product Specification
R

Related parts for XC3S100E-4VQG100I