XC3SD3400A-4CSG484LI Xilinx Inc, XC3SD3400A-4CSG484LI Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
XC3SD3400A-4CSG484LI
Manufacturer Part Number
XC3SD3400A-4CSG484LI
Description
FPGA Spartan®-3A Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin BGA
Manufacturer
Xilinx Inc
Series
Spartan™-3A DSPr
Datasheet
1.XC3SD3400A-4FGG676C.pdf
(101 pages)
Specifications of XC3SD3400A-4CSG484LI
Package
484BGA
Family Name
Spartan®-3A
Device Logic Units
53712
Device System Gates
3400000
Maximum Internal Frequency
667 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
309
Ram Bits
2322432
Package / Case
484-CSBGA
Mounting Type
Surface Mount
Voltage - Supply
1.1 V ~ 3.6 V
Operating Temperature
-40°C ~ 100°C
Number Of I /o
309
Number Of Logic Elements/cells
5968
Number Of Gates
3400000
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3SD3400A-4CSG484LI
Manufacturer:
XILINX
Quantity:
108
Company:
Part Number:
XC3SD3400A-4CSG484LI
Manufacturer:
Xilinx Inc
Quantity:
10 000
Differential I/O Standards
Differential Input Pairs
X-Ref Target - Figure 3
Table 12: Recommended Operating Conditions for User I/Os Using Differential Signal Standards
DS610 (v3.0) October 4, 2010
Product Specification
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
LVDS_25
LVDS_33
BLVDS_25
MINI_LVDS_25
MINI_LVDS_33
LVPECL_25
LVPECL_33
RSDS_25
RSDS_33
TMDS_33
PPDS_25
PPDS_33
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
IOSTANDARD Attribute
The V
V
These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.
See
LVPECL is supported on inputs only, not outputs. LVPECL_33 requires V
LVPECL_33 maximum V
Requires V
These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.
All standards except for LVPECL and TMDS can have VCCAUX at either 2.5V or 3.3V. Define your VCCAUX level using the CONFIG VCCAUX constraint.
ICM
"External Termination Requirements for Differential I/O."
must be less than V
CCO
(3)
(3)
(3)
(3)
(3)
(3)
(
3
(4)
,
(5)
(5)
4
rails supply only differential output drivers, not input circuits.
,
CCAUX
7
)
(3)
(3)
(8)
(8)
(8)
= 3.3V ±10%. (V
ICM
CCAUX
= the lower of 2.8V or V
.
Min (V)
CCAUX
2.25
2.25
2.25
2.25
3.14
2.25
3.0
3.0
3.0
3.0
1.7
1.7
1.7
1.4
1.4
1.7
1.7
2.3
2.3
3.0
3.0
Internal
GND level
Logic
- 300 mV) ≤ V
V
CCO
V
V
Inputs Only
Inputs Only
INN
INP
Nom (V)
for Drivers
2.5
3.3
2.5
2.5
3.3
2.5
3.3
3.3
2.5
3.3
1.8
1.8
1.8
1.5
1.5
1.8
1.8
2.5
2.5
3.3
3.3
CCAUX
Figure 3: Differential Input Voltages
V
ICM
V
ICM
ID
– (V
≤ (V
= Input common mode voltage =
= Differential input voltage = V
50%
ID
CCAUX
Max (V)
(1)
/2).
2.75
2.75
2.75
2.75
3.47
2.75
3.6
3.6
3.6
3.6
1.9
1.9
1.9
1.6
1.6
1.9
1.9
2.7
2.7
3.6
3.6
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
- 37 mV).
V
www.xilinx.com
ICM
CCAUX
Min (mV) Nom (mV) Max (mV)
= 3.3V ± 10%.
100
100
100
200
200
100
100
100
100
150
100
100
100
100
100
100
100
100
100
100
100
100
100
V
V
V
ID
INP
INN
INP
350
350
300
800
800
200
200
V
V
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
ID
INP
- V
N
P
INN
+ V
2
DS610-3_03_061507
INN
Differential
I/O Pair Pins
1000
1000
1200
600
600
600
600
400
400
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Min (V)
0.68
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
2.7
0.2
0.2
0.8
0.8
0.8
0.7
0.7
1.0
1.0
1.1
1.1
–
Nom (V)
V
1.25
1.25
1.3
1.2
1.2
1.2
1.2
1.2
1.2
0.9
ICM
–
–
–
–
–
–
–
–
–
–
–
–
–
(2)
Max (V)
2.35
2.35
2.35
1.95
1.95
1.95
3.23
2.8
1.5
1.5
2.3
2.3
1.1
1.1
1.1
0.9
1.1
1.1
1.5
1.5
1.9
1.9
–
(6)
16