98TDP-KT1 IDT, Integrated Device Technology Inc, 98TDP-KT1 Datasheet - Page 2

no-image

98TDP-KT1

Manufacturer Part Number
98TDP-KT1
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of 98TDP-KT1

Lead Free Status / RoHS Status
Not Compliant
Programmable Clock Application
Features
Complete family includes clock generation, programmable skew and
”In system” programmable with integrated EEPROM
IEEE 1149.1 compliant JTAG boundary scan and programming via a single
Three independent PLLs with high-resolution prescalers, multipliers and
Advanced I/O support:
Supports output clocks up to 550 MHz
High-performance PLL design with programmable loop filter minimizes jitter and skew
Spread spectrum modulators with programmable spread characteristics
zero delay buffer devices
Test Access Port (TAP)
output dividers
Input: Universal input supports any differential or single-ended logic type
Output: 3.3V LVTTL, LVPECL, LVDS
including frequency, ratio and shape of the modulating waveform
JTAG
TAP
Ethernet
10/100
PHY
processor
Generator
5V9885
Micro-
Clock
I
2
C
Benefits
“One-stop shop” for versatile clock network designs
Device register settings can be saved, restored and/or reprogrammed in
Simplifies system and board-level Design For Test (DFT) by allowing
Eliminates the need for test clock insertion via external equipment or
Unmatched flexibility in clock scaling ratios to support nearly any combination
Provides I/O translation and enables applications that require various types of
Versatile capability for a range of applications with maximum output frequency
Meets demanding requirements of many communications, storage, consumer and
Gives designers another tool to minimize EMI and pass stringent regulator requirements
Subystem
non-volatile memory. This allows:
- Reduced procurement costs and simplified logistics
- Increased design portability and lifespan
- Remote maintenance, modification and testing
equipment to perform both boundary scan testing and programming
dedicated boundary scan clock control
of output frequencies from a single input frequency
output logic
capability exceeding competing devices
industrial applications
Memory
CPLD
Clock Path
JTAG Scan Chain