HS1-82C54RH-Q Intersil, HS1-82C54RH-Q Datasheet
HS1-82C54RH-Q
Specifications of HS1-82C54RH-Q
Available stocks
Related parts for HS1-82C54RH-Q
HS1-82C54RH-Q Summary of contents
Page 1
... Ordering Information INTERNAL ORDERING NUMBER MKT. NUMBER 5962R9571301QJC HS1-82C54RH-8 5962R9571301QXC HS9-82C54RH-8 5962R9571301VJC HS1-82C54RH-Q 1 1-888-INTERSIL or 321-724-7143 August 2000 Features • Electrically Screened to SMD # 5962-95713 • QML Qualified per MIL-PRF-38535 Requirements • Radiation Performance - Total Dose 100 krad(Si) (Max) - Transient Upset . . . . . . . . . . . . . . . . . . . . >10 - Latch Up Free EPI-CMOS • ...
Page 2
Pinouts 24 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T24 TOP VIEW CLK 0 9 OUT 0 10 GATE 0 11 GND 12 ...
Page 3
Functional Diagram DATA (8) D7-D0 BUS BUFFER RD READ/ WR WRITE A0 LOGIC A1 CS CONTROL WORD REGISTER AC Test Circuits OUTPUT FROM DEVICE UNDER TEST R2 NOTE: Includes stray and jig capacitance. TEST CONDITION DEFINITION TABLE TEST CONDITION V1 ...
Page 4
Waveforms A0-1 TAVWL CS TSLWL DATA VALID BUS TDVWH WR FIGURE 1. WRITE TRHRL TWHWL RD, WR FIGURE 3. RECOVERY 4 HS-82C54RH A0-1 TWHAX CS RD TWHDX DATA BUS TWLWH TCHCL CLK GATE G OUTPUT 0 TCHGX TAVRL TRHAX TSLRL ...
Page 5
Burn-In Circuits STATIC CONFIGURATION FOR BOTH FLATPACK AND SBDIP PACKAGE OPEN NOTES: 1. VDD = 6. 125 C Minimum A 3. Resistors ...
Page 6
Functional Description General The HS-82C54RH is a programmable interval timer/counter designed for use with microcomputer systems general purpose, multi-timing element that can be treated as an array of I/O ports in the system software. The HS-82C54RH solves ...
Page 7
... Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The CS can be derived CRL directly from the address bus using a linear select method or it can be connected to the output of a decoder, such as a Intersil HD-6440 for larger systems. CE OLL Operational Description General After power-up, the state of the HS-82C54RH is undefined ...
Page 8
Since the Control Word Register and the three Counter shave separate addresses (selected by the A1, A0 inputs), Control Word Format A1 11 ...
Page 9
A new initial count may be written to a Counter at any time without affecting the Counter’s programmed Mode in anyway. Counting will be affected as described in the Mode definitions. The new count must follow the programmed count format. ...
Page 10
Commands, one for each Counter latched. Each Counter’s latched count is held until it is read (or the Counter is reprogrammed). That Counter is automatically unlatched when read, but other Counters remain latched until they are read. If multiple count ...
Page 11
Write into Counter Write into Counter Write into Counter Write Control Word ...
Page 12
OUT low on the next CLK pulse, thus starting the one-shot pulse N CLK cycles in duration. The one-shot is retriggerable, hence OUT will remain low for N CLK pulses after any trigger. The one-shot pulse can be repeated without ...
Page 13
Numbers below diagrams are count values. The lower number is the least significant byte. The upper number is the most significant byte. Since the Counter is programmed to read/write LSB only, the most significant byte cannot be read. 38. ...
Page 14
LSB = 4 WR CLK GATE OUT LSB = 5 WR CLK GATE OUT ...
Page 15
LSB = 3 WR CLK GATE OUT LSB = 3 WR CLK GATE OUT ...
Page 16
Die Characteristics DIE DIMENSIONS: 4700 m x 5510 m x 485 m 25.4 m INTERFACE MATERIALS: Glassivation: Type: SiO2 Å Å Thickness Top Metallization: Type: Al/Si Å Å Thickness: 11k 2k Metallization Mask Layout D4 (4) D3 (5) ...
Page 17
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...