DP83848MSQ National Semiconductor, DP83848MSQ Datasheet
DP83848MSQ
Specifications of DP83848MSQ
Available stocks
Related parts for DP83848MSQ
DP83848MSQ Summary of contents
Page 1
... Factory and building automation • Base stations System Diagram MPU/CPU MII/RMII ® PHYTER is a registered trademark of National Semiconductor Corporation. © 2008 National Semiconductor Corporation ® Mini - Commercial Temperature Features • Low-power 3.3V, 0.18 m CMOS technology • Auto-MDIX for 10/100 Mb/s • ...
Page 2
TX_DATA TX_CLK 10BASE-T & 100BASE-TX Transmit Block DAC Auto-MDIX www.national.com MII/RMII SERIAL MANAGEMENT MII/RMII INTERFACE MII Registers Auto-Negotiation State Machine Clock Generation TD± RD± REFERENCE CLOCK Figure 1. DP83848M Functional Block Diagram 2 RX_CLK RX_DATA 10BASE-T & 100BASE-TX Receive Block ...
Page 3
... Auto-Negotiation Register Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.1.3 Auto-Negotiation Parallel Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.1.4 Auto-Negotiation Restart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.1.5 Enabling Auto-Negotiation via Software . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.1.6 Auto-Negotiation Complete Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.2 Auto-MDIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 2.3 PHY Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 2.3.1 MII Isolate Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.4 LED Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 2.4.1 LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.4.2 LED Direct Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.5 Half Duplex vs. Full Duplex . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 2 ...
Page 4
... Register Block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.1 Register Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 7.1.1 Basic Mode Control Register (BMCR) 7.1.2 Basic Mode Status Register (BMSR 7.1.3 PHY Identifier Register #1 (PHYIDR1 7.1.4 PHY Identifier Register #2 (PHYIDR2 7.1.5 Auto-Negotiation Advertisement Register (ANAR 7.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page ...
Page 5
Mb/s MII Receive Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
... Figure 1. DP83848M Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Figure 2. PHYAD Strapping Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 3. AN0 Strapping and LED Loading Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 4. Typical MDC/MDIO Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 5. Typical MDC/MDIO Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 6. 100BASE-TX Transmit Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 7. 100BASE-TX Receive Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Figure 8. EIA/TIA Attenuation vs. Frequency for 0, 50, 100, 130 & 150 meters of CAT 5 cable . . . . . 27 Figure 9 ...
Page 7
... Table 11. Register Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 12. Basic Mode Control Register (BMCR), address 0x00 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 13. Basic Mode Status Register (BMSR), address 0x01 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Table 14. PHY Identifier Register #1 (PHYIDR1), address 0x02 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Table 15. PHY Identifier Register #2 (PHYIDR2), address 0x03 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Table 16. Negotiation Advertisement Register (ANAR), address 0x04 . . . . . . . . . . . . . . . . . . . . . . . . 43 Table 17. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05 . . . 45 Table 18 ...
Page 8
Pin Layout IOVDD33 TX_CLK TX_EN TXD_0 TXD_1 TXD_2 TXD_3 RESERVED RESERVED RESERVED Note: Die Attached Pad (DAP) provides thermal dissipation, connection to GND plane optional. www.national.com DP83848M DAP 10 Top View ...
Page 9
... The maximum clock rate is 25 MHz with no minimum clock rate. 24 MANAGEMENT DATA I/O: Bi-directional management instruc- tion/data signal that may be sourced by the station management entity or the PHY. This pin requires a 1.5 k pullup resistor. Pin # Description 2 MII TRANSMIT CLOCK: 25 MHz Transmit clock output in 100 Mb/s mode or 2 ...
Page 10
... RX_DV is asserted in 100 Mb/s mode. This pin is not required to be used by a MAC, in either MII or RMII mode, since the Phy is required to corrupt data on a receive error. 36 MII RECEIVE DATA: Nibble wide receive data signals driven syn- chronously to the RX_CLK, 25 MHz for 100 Mb/s mode, 2 ...
Page 11
... MII Isolate Mode. The MII isolate mode must be se- 39 lected by strapping Phy Address 0; changing to Address 0 by reg- ister write will not put the Phy in the MII isolate mode. Please refer to section 2.3 for additional information. PHYAD0 pin has weak internal pull-up resistor. ...
Page 12
Signal Name Type AN0 (LED_LINK MII_MODE (RX_DV LED_CFG (CRS/CRS_DV MDIX_EN (RX_ER www.national.com Pin # Description 22 This input pin controls the advertised operating mode of the DP83848M according ...
Page 13
Mb/s and 100 Mb/s PMD Interface Signal Name Type TD-, TD+ I/O RD-, RD+ I/O 1.8 Special Connections Signal Name Type RBIAS I PFBOUT O PFBIN1 I PFBIN2 RESERVED I/O 1.9 Power Supply Pins Signal Name IOVDD33 IOGND ...
Page 14
... Package Pin Assignments Pin # 1 IO_VDD 2 TX_CLK 3 TX_EN 4 TXD_0 5 TXD_1 6 TXD_2 7 TXD_3 8 RESERVED 9 RESERVED 10 RESERVED 11 RD- 12 RD+ 13 AGND PFBIN1 17 AGND 18 AVDD33 19 PFBOUT 20 RBIAS 21 25MHz_OUT 22 LED_LINK/AN0 23 RESET_N 24 MDIO 25 MDC 26 IOVDD33 DGND 30 PFBIN2 31 RX_CLK 32 RX_DV/MII_MODE 33 CRS/CRS_DV/LED_CFG 34 RX_ER/MDIX_EN 35 COL/PHYAD0 36 RXD_0/PHYAD1 37 RXD_1/PHYAD2 38 RXD_2/PHYAD3 39 RXD_3/PHYAD4 40 IOGND www.national.com Pin Name 14 ...
Page 15
... Selection and Duplex Mode bits have no effect on the mode of operation when the Auto-Negotiation Enable bit is set. The Link Speed can be examined through the PHY Status Register (PHYSTS) at address 10h after a Link is achieved. The Basic Mode Status Register (BMSR) indicates the set of available abilities for technology types, Auto-Negotia- tion ability, and Extended Register Capability ...
Page 16
... IEEE Specifications. Auto-MDIX is enabled by default and can be configured via strap or via PHYCR (0x19h) register, bits [15:14]. Neither Auto-Negotiation nor Auto-MDIX is required to be enabled in forcing crossover of the MDI pairs. Forced crossover can be achieved through the FORCE_MDIX bit, bit 14 of PHYCR (0x19h) register. ...
Page 17
... RXD_0 2.3.1 MII Isolate Mode RXD_1 The DP83848M can be put into MII Isolate mode by writ- ing to bit 10 of the BMCR register or by strapping in Phys- RXD_2 ical Address 0. It should be noted that selecting Physical RXD_3 Address 0 via an MDIO write to PHYCR will not put the device in the MII isolate mode ...
Page 18
... LED Interface The DP83848M supports a configurable Light Emitting Diode (LED) pin for configuring the link. The PHY Control Register (PHYCR) for the LED can also be selected through address 19h, bit [5]. See Table 3 for LED Mode selection. Table 3. LED Mode Select ...
Page 19
... Control Register (BMCR). Writing 1 to this bit enables MII transmit data to be routed to the MII receive outputs. Loopback status may be checked in bit 3 of the PHY Sta- tus Register (PHYSTS). While in Loopback mode the data will not be transmitted onto the media. To ensure that the desired operating mode is maintained, Auto-Negotiation should be disabled before selecting the Loopback mode ...
Page 20
... The DP83848T incorporates the Reduced Media Indepen- dent Interface (RMII) as specified in the RMII specification (rev1.2) from the RMII Consortium. This interface may be used to connect PHY devices to a MAC in 10/100 Mb/s systems using a reduced number of pins. In this mode, data is transferred 2-bits at a time using the 50 MHz RMII_REF clock for both transmit and receive ...
Page 21
... Figure 4 shows the timing relation- ship between MDC and the MDIO as driven/received by the Station (STA) and the DP83848M (PHY) for a typical register read access. For write transactions, the station management entity writes data to the addressed DP83848M thus eliminating the requirement for MDIO Turnaround ...
Page 22
... Basic Mode Status Register (BMSR, address 01h.) If the station management entity (i.e. MAC or other management controller) deter- mines that all PHYs in the system support Preamble Sup- pression by returning a one in this bit, then the station management entity need not generate preamble for each management transaction ...
Page 23
Architecture This section describes the operations within each trans- ceiver module, 100BASE-TX and 10BASE-T. Each opera- tion consists of several functional blocks and described in the following: — 100BASE-TX Transmitter — 100BASE-TX Receiver — 10BASE-T Transceiver Module 4.1 100BASE-TX ...
Page 24
DATA CODES IDLE AND CONTROL CODES INVALID CODES Note: Control ...
Page 25
... NRZ data from the code-group encoder. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at certain frequencies by as much as 20 dB. The DP83848M uses the PHY_ID (pins PHYAD [4:0]) to set a unique seed value. 4.1.3 NRZ to NRZI Encoder After the transmit data stream has been serialized and ...
Page 26
RX_DV/CRS RX_CLK RX_DATA VALID SSD DETECT www.national.com RXD[3:0] / RX_ER 4B/5B DECODER SERIAL TO PARALLEL CODE GROUP ALIGNMENT DESCRAMBLER NRZI TO NRZ DECODER MLT-3 TO BINARY DECODER DIGITAL SIGNAL PROCESSOR ANALOG FRONT END RD Figure 7. 100BASE-TX Receive Block Diagram ...
Page 27
Digital Adaptive Equalization and Gain Control When transmitting data at high speeds over copper twisted pair cable, frequency dependent attenuation becomes a concern. In high-speed twisted pair signalling, the frequency content of the transmitted signal can vary greatly during ...
Page 28
Base Line Wander Compensation The DP83848M is completely ANSI TP-PMD compliant and includes Base Line Wander (BLW) compensation. The BLW compensation block can successfully recover the TP-PMD defined “killer” pattern. BLW can generally be defined as the change in ...
Page 29
Descrambler A serial descrambler is used to de-scramble the received NRZ data. The descrambler has to generate an identical data scrambling sequence (N) in order to recover the orig- inal unscrambled data (UD) from the scrambled data (SD) as ...
Page 30
... SQE is reported as a pulse on the COL signal of the MII. The SQE test is inhibited when the PHY is set in full duplex mode. SQE can also be inhibited by setting the HEARTBEAT_DIS bit in the 10BTSCR register. www.national.com within 150 ns ...
Page 31
Jabber Function The jabber function monitors the DP83848M's output and disables the transmitter if it attempts to transmit a packet of longer than legal size. A jabber timer monitors the transmitter and disables the transmission if the transmitter is ...
Page 32
Design Guidelines 5.1 TPI Network Circuit Figure 11 shows the recommended circuit for a 10/100 Mb/s twisted pair interface. To the right is a partial list of recommended transformers important that the user realize that variations with ...
Page 33
... This limit is provided as a guideline for component selection and not guaranteed by production testing. Refer to AN- 1548, “PHYTER 100 Base-TX Reference Clock Jitter Tolerance,” for details on jitter performance. capacitor values will vary with the crystal vendors; check with the vendor for the recommended loads. ...
Page 34
... Rise / Fall Time Jitter Jitter Symmetry 40% 1. This limit is provided as a guideline for component selection and not guaranteed by production testing. Refer to AN- 1548, “PHYTER 100 Base-TX Reference Clock Jitter Tolerance,” for details on jitter performance. Parameter Min Frequency Frequency Tolerance Frequency ...
Page 35
Power Feedback Circuit To ensure correct operation for the DP83848M, parallel caps with values (Tantalum) and 0.1 F should be placed close to pin 19 (PFBOUT) of the device. Pin 16 (PFBIN1) and pin 30 (PFBIN2) ...
Page 36
... Table 10. Register Map Tag BMCR Basic Mode Control Register BMSR Basic Mode Status Register PHYIDR1 PHY Identifier Register #1 PHYIDR2 PHY Identifier Register #2 ANAR Auto-Negotiation Advertisement Register ANLPAR Auto-Negotiation Link Partner Ability Register (Base Page) ANLPARNP Auto-Negotiation Link Partner Ability Register (Next Page) ...
Page 37
37 www.national.com ...
Page 38
www.national.com 38 ...
Page 39
Register Definition In the register definitions under the ‘Default’ heading, the following definitions hold true: — RW=Read Write access SC — =Register sets on event occurrence and Self-Clears when event ends — RW/SC =Read Write access/Self Clearing bit — ...
Page 40
... Auto-Negotiation Disabled - bits 8 and 13 determine the port speed and duplex mode Power Down Power down Normal operation. Setting this bit powers down the PHY. Only the register block is en- abled during a power down condition Isolate Isolates the Port from the MII with the exception of the serial man- agement. ...
Page 41
Table 12. Basic Mode Control Register (BMCR), address 0x00 (Continued) Bit Bit Name Default 7 Collision Test 0, RW 6:0 RESERVED 0, RO Description Collision Test Collision test enabled Normal operation. When set, this bit will ...
Page 42
Basic Mode Status Register (BMSR) Table 13. Basic Mode Status Register (BMSR), address 0x01 Bit Bit Name 15 100BASE-T4 14 100BASE-TX Full Duplex 13 100BASE-TX Half Duplex 12 10BASE-T Full Duplex 11 10BASE-T Half Duplex 10:7 RESERVED 6 MF ...
Page 43
... The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83848M. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision num- ber. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management. National's IEEE assigned OUI is 080017h. ...
Page 44
... PAUSE functions as defined in Annex 31B. Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolu- tion status is reported in PHYCR[13:12 Advertise that the DTE (MAC) has implemented both the op- tional MAC control sublayer and the pause function as specified in clause 31 and annex 31B of 802 ...
Page 45
Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page) This register contains the advertised abilities of the Link Partner as received during Auto-Negotiation. The content Table 17. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05 Bit Bit Name ...
Page 46
Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page) Table 18. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05 Bit Bit Name ACK ACK2 11 Toggle 10:0 CODE <000 0000 0000>, 7.1.8 ...
Page 47
Table 19. Auto-Negotiate Expansion Register (ANER), address 0x06 (Continued) Bit Bit Name 0 LP_AN_ABLE 7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR) This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation. Table 20. ...
Page 48
... Link Code Word Page Received: This is a duplicate of the Page Received bit in the ANER register, but this bit will not be cleared upon a read of the PHYSTS register new Link Code Word Page has been received. Cleared on read of the ANER (address 0x06, bit 1). ...
Page 49
... Auto-Negotiation is disabled and there is a valid link. Link Status: This bit is a duplicate of the Link Status bit in the BMSR register, except that it will not be cleared upon a read of the PHYSTS regis- ter Valid link established (for either 10 or 100 Mb/s operation Link not established. ...
Page 50
... FCSCNT[7:0] 7.2.3 Receiver Error Counter Register (RECR) This counter provides information required to implement the “Symbol Error During Carrier” attribute within the PHY man- aged object class of Clause 30 of the IEEE 802.3u specification. Table 23. Receiver Error Counter Register (RECR), address 0x15 ...
Page 51
Mb/s PCS Configuration and Status Register (PCSR) Table 24. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16 Bit Bit Name 15:13 RESERVED 12 RESERVED 11 RESERVED 10 TQ_EN 9 SD FORCE PMA 8 SD_OPTION 7 DESC_TIME ...
Page 52
RMII and Bypass Register (RBR) This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is bypassed. Table 25. RMII and Bypass Register (RBR), addresses 0x17 Bit Bit Name 15:6 RESERVED 5 RMII_MODE ...
Page 53
LED Direct Control Register (LEDCR) This register provides the ability to directly control the LED output. It does not provide read access to the LED. Table 26. LED Direct Control Register (LEDCR), address 0x18 Bit Bit Name 15:6 RESERVED ...
Page 54
... PHY Control Register (PHYCR) Table 27. PHY Control Register (PHYCR), address 0x19 Bit Bit Name 15 MDIX_EN 14 FORCE_MDIX 13 PAUSE_RX 12 PAUSE_TX 11 BIST_FE 10 PSR_15 9 BIST_STATUS 8 BIST_START 7 BP_STRETCH 6 RESERVED www.national.com Default Strap, RW Auto-MDIX Enable Enable Auto-neg Auto-MDIX capability Disable Auto-neg Auto-MDIX capability. The Auto-MDIX algorithm requires that the Auto-Negotiation En- able bit in the BMCR register to be set ...
Page 55
... Table 27. PHY Control Register (PHYCR), address 0x19 (Continued) Bit Bit Name Default 5 LED_CNFG[0] Strap, RW 4:0 PHYADDR[4:0] Strap, RW Description LED Configuration LED_ CNFG[0] Mode Description 1 Mode 1 0 Mode2 In Mode 1, LEDs are configured as follows: LED_LINK = ON for Good Link, OFF for No Link In Mode 2, LEDs are configured as follows: LED_LINK = ON for good Link, BLINK for Activity PHY Address: PHY address for port ...
Page 56
... Normal Link Status RESERVED: Must be zero. RO/LH 10Mb Polarity Status: This bit is a duplication of bit 12 in the PHYSTS register. Both bits will be cleared upon a read of 10BTSCR register, but not upon a read of the PHYSTS register Inverted Polarity detected Correct Polarity detected RESERVED: Must be zero ...
Page 57
... Allows continuous pseudo random data transmission without any break in transmission. This can be used for transmit VOD testing. This is used in conjunction with the BIST controls in the PHYCR Register (0x19h). For 10Mb operation, jabber function must be dis- abled, bit 0 of the 10BTSCR (0x1Ah), JABBER_DIS = 1. ...
Page 58
... Default 0, RW Energy Detect Enable: Allow Energy Detect Mode. When Energy Detect is enabled and Auto-Negotiation is disabled via the BMCR register, Auto-MDIX should be disabled via the PHY- CR register Energy Detect Automatic Power Up: Automatically begin power up sequence when Energy Detect Data Threshold value (EDCR[3:0]) is reached. Alternatively, device could be powered up manually using the ED_MAN bit (ECDR[12]) ...
Page 59
Electrical Specifications Note: All parameters are guaranteed by test, statistical analysis or design. Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage (V ) OUT Storage Temperature (T ) STG Max ...
Page 60
... V PMD Input Pair 10BASE-T Re- TH1 ceive Threshold I Supply 100BASE-TX dd100 (Full Duplex) I Supply 10BASE-T dd10 (Full Duplex) 1. Refer to application note AN-1540, “Power Measurement of Ethernet Physical Layer Products” www.national.com Parameter Conditions OUT 1 See Note OUT 1 See Note 60 Min Typ ...
Page 61
AC Specs 8.2.1 Power Up Timing Vcc X1 clock Hardware RESET_N MDC Latch-In of Hardware Configuration Pins Dual Function Pins Become Enabled As Outputs Parameter Description T2.1.1 Post Power Up Stabilization time prior to MDC preamble for register accesses ...
Page 62
Reset Timing Vcc X1 clock Hardware RESET_N MDC Latch-In of Hardware Configuration Pins Dual Function Pins Become Enabled As Outputs Parameter Description T2.2.1 Post RESET Stabilization time prior to MDC preamble for reg- ister accesses T2.2.2 Hardware Configuration Latch- ...
Page 63
MII Serial Management Timing MDC MDIO (output) MDC MDIO (input) Parameter Description T2.3.1 MDC to MDIO (Output) Delay Time T2.3.2 MDIO (Input) to MDC Setup Time T2.3.3 MDIO (Input) to MDC Hold Time T2.3.4 MDC Frequency 8.2.4 100 Mb/s ...
Page 64
Mb/s MII Receive Timing RX_CLK T2.5.2 RXD[3:0] RX_DV RX_ER Parameter Description T2.5.1 RX_CLK High/Low Time T2.5.2 RX_CLK to RXD[3:0], RX_DV, RX_ER Delay 100 Mb/s Normal mode Note: RX_CLK may be held low or high for a longer period ...
Page 65
Transmit Packet Deassertion Timing TX_CLK TX_EN TXD PMD Output Pair Parameter Description T2.7.1 TX_CLK to PMD Output Pair Deassertion Note: Deassertion is determined by measuring the time from the first rising edge of TX_CLK occurring after the deasser- ...
Page 66
Transmit Timing (t PMD Output Pair T2.8.2 PMD Output Pair eye pattern Parameter Description T2.8.1 100 Mb/s PMD Output Pair t and t F 100 Mb/s t and t Mismatch R F T2.8.2 100 Mb/s PMD Output Pair ...
Page 67
Receive Packet Latency Timing PMD Input Pair IDLE T2.9.1 CRS RXD[3:0] RX_DV RX_ER Parameter Description T2.9.1 Carrier Sense ON Delay T2.9.2 Receive Data Latency Note: Carrier Sense On Delay is determined by measuring the time from the first ...
Page 68
Mb/s MII Transmit Timing TX_CLK TXD[3:0] TX_EN Parameter Description T2.11.1 TX_CLK High/Low Time T2.11.2 TXD[3:0], TX_EN Data Setup to TX_CLK fall T2.11.3 TXD[3:0], TX_EN Data Hold from TX_CLK rise Note: An attached Mac should drive the transmit signals ...
Page 69
Transmit Timing (Start of Packet) TX_CLK TX_EN TXD PMD Output Pair Parameter Description T2.13.1 Transmit Output Delay from the Falling Edge of TX_CLK Note: 1 bit time = 100 ns in 10Mb/s. 8.2.14 10BASE-T Transmit Timing (End of ...
Page 70
Receive Timing (Start of Packet TPRD T2.15.1 CRS RX_CLK T2.15.2 RX_DV 0000 RXD[3:0] Parameter Description T2.15.1 Carrier Sense Turn On Delay (PMD Input Pair to CRS) T2.15.2 RX_DV Latency T2.15.3 Receive Data Latency Note: 10BASE-T ...
Page 71
Mb/s Heartbeat Timing TX_EN TX_CLK COL Parameter Description T2.17.1 CD Heartbeat Delay T2.17.2 CD Heartbeat Duration 8.2.18 10 Mb/s Jabber Timing TXE PMD Output Pair COL Parameter Description T2.18.1 Jabber Activation Time T2.18.2 Jabber Deactivation Time T2.17.1 T2.17.2 ...
Page 72
Normal Link Pulse Timing Normal Link Pulse(s) Parameter Description T2.19.1 Pulse Width T2.19.2 Pulse Period Note: These specifications represent transmit timings. 8.2.20 Auto-Negotiation Fast Link Pulse (FLP) Timing T2.20.1 Fast Link Pulse(s) Parameter Description T2.20.1 Clock, Data Pulse ...
Page 73
Signal Detect Timing PMD Input Pair T2.21.1 SD+ internal Parameter Description T2.21.1 SD Internal Turn-on Time T2.21.2 SD Internal Turn-off Time Note: The signal amplitude on PMD Input Pair must be TP-PMD compliant. 8.2.22 100 Mb/s Internal Loopback ...
Page 74
Mb/s Internal Loopback Timing TX_CLK TX_EN TXD[3:0] CRS RX_CLK RX_DV RXD[3:0] Parameter Description T2.23.1 TX_EN to RX_DV Loopback Note: Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN. www.national.com T2.23.1 Notes 10 Mb/s ...
Page 75
RMII Transmit Timing X1 TXD[1:0] TX_EN PMD Output Pair Parameter Description T2.24.1 X1 Clock Period T2.24.2 TXD[1:0], TX_EN, Data Setup to X1 rising T2.24.3 TXD[1:0], TX_EN, Data Hold from X1 rising T2.24.4 X1 Clock to PMD Output Pair Latency ...
Page 76
... RXD[1:0] and RX_ER latency Note: Per the RMII Specification, output delays assume a 25pF load. Note: CRS_DV is asserted asynchronously in order to minimize latency of control signals through the Phy. CRS_DV may toggle synchronously at the end of the packet to indicate CRS deassertion. Note: RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of receive data ...
Page 77
... Isolation Timing Clear bit 10 of BMCR (return to normal operation from Isolate mode) H/W or S/W Reset (with PHYAD = 00000) MODE Parameter Description T2.26.1 From software clear of bit 10 in the BMCR register to the transi- tion from Isolate to Normal Mode T2.26.2 From Deassertion of S/W or H/W ...
Page 78
Mb TX_CLK Timing X1 TX_CLK Parameter Description T2.28 TX_CLK delay Note TX_CLK timing is provided to support devices that use X1 instead of TX_CLK as the reference for transmit Mll data. www.national.com ...
Page 79
Notes 79 www.national.com ...
Page 80
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...