XC6SLX150T-2FGG484C Xilinx Inc, XC6SLX150T-2FGG484C Datasheet - Page 76
![FPGA, SPARTAN-6 LXT, 147K, 484FGGBGA](/photos/39/78/397814/ge484bga-40_sml.jpg)
XC6SLX150T-2FGG484C
Manufacturer Part Number
XC6SLX150T-2FGG484C
Description
FPGA, SPARTAN-6 LXT, 147K, 484FGGBGA
Manufacturer
Xilinx Inc
Series
Spartan® 6 LXTr
Specifications of XC6SLX150T-2FGG484C
No. Of Logic Blocks
23038
No. Of Macrocells
147443
Family Type
Spartan-6
No. Of Speed Grades
2
Total Ram Bits
4939776
No. Of I/o's
296
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Number Of Logic Elements/cells
147443
Number Of Labs/clbs
11519
Number Of I /o
296
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC6SLX150T-2FGG484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Notice of Disclaimer
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the
maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related
to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,
incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of
any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility
of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update.
You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to
the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to
warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or
for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical
Applications: http://www.xilinx.com/warranty.htm#critapps.
AUTOMOTIVE APPLICATIONS DISCLAIMER
XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-
SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A
VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN
THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III)
USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY
USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
01/10/11
02/11/11
03/31/11
Date
Version
1.11
1.12
2.0
Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in
Table 27
grades. Added note 3 to
software with speed specification v1.06. Revised -3N definition throughout the document.
Added Note 4 to
Updated Networking Applications -3 values in
Table
MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33. PPDS_33, and PPDS_25. Added Note 3 to
Table
As described in XCN11008: Product Discontinuation Notice For Spartan-6 LXT -4 Devices, the -4
speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently
using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before
moving to a replacement device.
Updated the networking applications section of
document and added Note 3 to
(v1.17) with the ISE 12.4 software patch. Added F
Table
Note 2: Package delay information is available for these device/package combinations. This
information can be used to deskew the package from
Production release of XC6SLX45 in the specific speed grades listed in
ISE v13.1 software with -1L speed specification v1.06.
In
lower-power devices. Updated copyright
Table
28, added Note 1 and revised the T
53.
38. Updated units for T
38, removed values in the -1L column and added Note 3 as IODELAY2 only supports Tap0 for
using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed
Table 2
Table
and updated Note 5. Added information on V
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
SMCKCSO
27. Also updated the -1L speed grade requirements to ISE v12.4
Table 27
Description of Revisions
and T
page 1
advising designers to use the -2 speed specification update
IOTP
BPICCO
Table 25
values for LVDS_33, LVDS_25, MINI_LVDS_33,
Table
and
CLKDIV
in
Notice of
25. Updated -2 speed specifications throughout
Table
Table
to match improvements made in ISE v12.4. In
to
Table 36
76.
46. Updated -1L in
Disclaimer.
and
CCINT
Table 26
Table
to Note 1 in
37. Updated Note 2 in
Table
and
Table 27
Table 26
68. Removed
Table
using
and
5.
76