PIC16LF1827-E/MV Microchip Technology, PIC16LF1827-E/MV Datasheet - Page 397

• Manufacturer Part Number: PIC16LF1827-E/MV
• Description: 7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16LF1827-E/MV

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 7KB (4K x 14)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 28-UFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Extended Instruction Set
F
Fail-Safe Clock Monitor....................................................... 67
Firmware Instructions........................................................ 329
Fixed Voltage Reference (FVR)
Flash Program Memory .................................................... 107
FSR Register .......... 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40
FVRCON (Fixed Voltage Reference Control) Register ..... 138
I
I
INDF Register ......... 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40
Indirect Addressing ............................................................. 44
Instruction Format ............................................................. 330
Instruction Set ................................................................... 329
 2010 Microchip Technology Inc.
2
C Mode (MSSPx)
Synchronous Master Mode ............................... 308, 313
Synchronous Slave Mode
ADDFSR ................................................................... 333
Fail-Safe Condition Clearing ....................................... 67
Fail-Safe Detection ..................................................... 67
Fail-Safe Operation..................................................... 67
Reset or Wake-up from Sleep..................................... 67
Associated Registers ................................................ 138
Erasing...................................................................... 112
Modifying................................................................... 116
Writing....................................................................... 112
Acknowledge Sequence Timing................................ 272
Bus Collision
Effects of a Reset...................................................... 273
I
Master Mode
Multi-Master Communication, Bus Collision
Multi-Master Mode .................................................... 273
Read/Write Bit Information (R/W Bit) ........................ 249
Slave Mode
Sleep Operation ........................................................ 273
Stop Condition Timing............................................... 272
ADDLW ..................................................................... 333
ADDWF..................................................................... 333
ADDWFC .................................................................. 333
ANDLW ..................................................................... 333
ANDWF..................................................................... 333
BRA........................................................................... 334
CALL ......................................................................... 335
CALLW...................................................................... 335
LSLF ......................................................................... 337
2
C Clock Rate w/BRG.............................................. 280
High Baud Rate Select (BRGH Bit) .................. 299
Associated Registers
Reception.......................................................... 311
Transmission .................................................... 308
Associated Registers
Reception.......................................................... 314
Transmission .................................................... 313
During a Repeated Start Condition ................... 277
During a Stop Condition.................................... 278
Operation .......................................................... 264
Reception.......................................................... 270
Start Condition Timing .............................. 266, 267
Transmission .................................................... 268
and Arbitration .................................................. 273
Transmission .................................................... 254
Receive..................................................... 312
Transmit.................................................... 310
Receive..................................................... 314
Transmit.................................................... 313
Preliminary
INTCON Register................................................................ 91
Internal Oscillator Block
Internal Sampling Switch (R
Internet Address ............................................................... 402
Interrupt-On-Change......................................................... 133
Interrupts ............................................................................ 85
INTOSC Specifications ..................................................... 360
IOCBF Register ................................................................ 134
IOCBN Register ................................................................ 134
IOCBP Register ................................................................ 134
L
LATA Register .................................................................. 124
LATB Register .................................................................. 129
Load Conditions................................................................ 358
LSLF ................................................................................. 337
LSRF ................................................................................ 337
LSRF ........................................................................ 337
MOVF ....................................................................... 337
MOVIW ..................................................................... 338
MOVLB ..................................................................... 338
MOVWI ..................................................................... 339
OPTION.................................................................... 339
Reset ........................................................................ 339
SUBWFB .................................................................. 341
TRIS ......................................................................... 342
BCF .......................................................................... 334
BSF........................................................................... 334
BTFSC...................................................................... 334
BTFSS ...................................................................... 334
CALL......................................................................... 335
CLRF ........................................................................ 335
CLRW ....................................................................... 335
CLRWDT .................................................................. 335
COMF ....................................................................... 335
DECF........................................................................ 335
DECFSZ ................................................................... 336
GOTO ....................................................................... 336
INCF ......................................................................... 336
INCFSZ..................................................................... 336
IORLW ...................................................................... 336
IORWF...................................................................... 336
MOVLW .................................................................... 338
MOVWF.................................................................... 338
NOP.......................................................................... 339
RETFIE..................................................................... 340
RETLW ..................................................................... 340
RETURN................................................................... 340
RLF........................................................................... 340
RRF .......................................................................... 341
SLEEP ...................................................................... 341
SUBLW..................................................................... 341
SUBWF..................................................................... 341
SWAPF..................................................................... 342
XORLW .................................................................... 342
XORWF .................................................................... 342
INTOSC
Associated Registers................................................ 135
ADC .......................................................................... 144
Associated registers w/ Interrupts .............................. 99
Configuration Word w/ Clock Sources........................ 71
Configuration Word w/ PORTA................................. 127
Configuration Word w/ Reference Clock Sources ...... 75
TMR1........................................................................ 183
PIC16F/LF1826/27
Specifications ................................................... 360
SS
) I
MPEDANCE
DS41391C-page 397
...................... 149