PIC16LF1936-E/SP Microchip Technology, PIC16LF1936-E/SP Datasheet - Page 312
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16LF1936-E/SP
Manufacturer Part Number
PIC16LF1936-E/SP
Description
14KB Flash, 512B RAM, 256B EEPROM, LCD, NanoWatt XLP 28 SPDIP .300in TUBE
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Specifications of PIC16LF1936-E/SP
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
14KB (8K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 312 of 508
- Download datasheet (5Mb)
PIC16F193X/LF193X
24.4.1.5
Data is received at the RX/DT pin. The RX/DT pin
output driver is automatically disabled when the
EUSART is configured for synchronous master receive
operation.
In Synchronous mode, reception is enabled by setting
either the Single Receive Enable bit (SREN of the
RCSTA register) or the Continuous Receive Enable bit
(CREN of the RCSTA register).
When SREN is set and CREN is clear, only as many
clock cycles are generated as there are data bits in a
single character. The SREN bit is automatically cleared
at the completion of one character. When CREN is set,
clocks are continuously generated until CREN is
cleared. If CREN is cleared in the middle of a character
the CK clock stops immediately and the partial charac-
ter is discarded. If SREN and CREN are both set, then
SREN is cleared at the completion of the first character
and CREN takes precedence.
To initiate reception, set either SREN or CREN. Data is
sampled at the RX/DT pin on the trailing edge of the
TX/CK clock pin and is shifted into the Receive Shift
Register (RSR). When a complete character is
received into the RSR, the RCIF bit is set and the char-
acter is automatically transferred to the two character
receive FIFO. The Least Significant eight bits of the top
character in the receive FIFO are available in RCREG.
The RCIF bit remains set as long as there are unread
characters in the receive FIFO.
24.4.1.6
Synchronous data transfers use a separate clock line,
which is synchronous with the data. A device configured
as a slave receives the clock on the TX/CK line. The
TX/CK pin output driver is automatically disabled when
the device is configured for synchronous slave transmit
or receive operation. Serial data bits change on the
leading edge to ensure they are valid at the trailing edge
of each clock. One data bit is transferred for each clock
cycle. Only as many clock cycles should be received as
there are data bits.
24.4.1.7
The receive FIFO buffer can hold two characters. An
overrun error will be generated if a third character, in its
entirety, is received before RCREG is read to access
the FIFO. When this happens the OERR bit of the
RCSTA register is set. Previous data in the FIFO will
not be overwritten. The two characters in the FIFO
buffer can be read, however, no additional characters
will be received until the error is cleared. The OERR bit
can only be cleared by clearing the overrun condition.
If the overrun error occurred when the SREN bit is set
and CREN is clear then the error is cleared by reading
RCREG. If the overrun occurred when the CREN bit is
DS41364D-page 312
Synchronous Master Reception
Slave Clock
Receive Overrun Error
Preliminary
set then the error condition is cleared by either clearing
the CREN bit of the RCSTA register or by clearing the
SPEN bit which resets the EUSART.
24.4.1.8
The EUSART supports 9-bit character reception. When
the RX9 bit of the RCSTA register is set the EUSART
will shift 9-bits into the RSR for each character
received. The RX9D bit of the RCSTA register is the
ninth, and Most Significant, data bit of the top unread
character in the receive FIFO. When reading 9-bit data
from the receive FIFO buffer, the RX9D data bit must
be read before reading the 8 Least Significant bits from
the RCREG.
24.4.1.9
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Read the 8-bit received data by reading the
11. If an overrun error occurs, clear the error by
Initialize the SPBRGH, SPBRGL register pair for
the appropriate baud rate. Set or clear the
BRGH and BRG16 bits, as required, to achieve
the desired baud rate.
Clear the ANSEL bit for the RX pin (if applicable).
Enable the synchronous master serial port by
setting bits SYNC, SPEN and CSRC.
Ensure bits CREN and SREN are clear.
If interrupts are desired, set the RCIE bit of the
PIE1 register and the GIE and PEIE bits of the
INTCON register.
If 9-bit reception is desired, set bit RX9.
Start reception by setting the SREN bit or for
continuous reception, set the CREN bit.
Interrupt flag bit RCIF will be set when reception
of a character is complete. An interrupt will be
generated if the enable bit RCIE was set.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
RCREG register.
either clearing the CREN bit of the RCSTA
register or by clearing the SPEN bit which resets
the EUSART.
Receiving 9-bit Characters
Synchronous Master Reception
Set-up:
2009 Microchip Technology Inc.
Related parts for PIC16LF1936-E/SP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16LF1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF874A-I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 20MHZ, TQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer:
Microchip Technology
![PIC16LF1906T-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SOIC .300in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906T-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SSOP .209in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SSOP
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SOIC
Manufacturer:
Microchip Technology
![PIC16LF1906-I/MV](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 512B FLASH XLP 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SP](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SPDIP
Manufacturer:
Microchip Technology
![PIC16LF1904-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 40-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1904-I/PT](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 44-TQFP
Manufacturer:
Microchip Technology
![PIC16LF1847-I/MV](/photos/16/12/161255/qfn28_tmb.jpg)
Part Number:
Description:
MCU 14KB FLASH 1KB RAM 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1907-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 40-UQFN
Manufacturer:
Microchip Technology