PIC16LF1939-E/P Microchip Technology, PIC16LF1939-E/P Datasheet - Page 41

• Manufacturer Part Number: PIC16LF1939-E/P
• Description: 28KB Flash, 1KB RAM, 256B EEPROM, LCD, NanoWatt XLP 40 PDIP .600in TUBE
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16LF1939-E/P

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 32MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, POR, PWM, WDT
• Number Of I /o: 36
• Program Memory Size: 28KB (16K x 14)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 14x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

=
TABLE 3-14:
 2009 Microchip Technology Inc.
000h
001h
002h
003h
004h
005h
006h
007h
008h
009h
00Ah
00Bh
00Ch
00Dh
00Eh
00Fh
010h
011h
012h
013h
014h
015h
016h
017h
018h
019h
01Ah
01Bh
01Ch
01Dh
01Eh
01Fh
Legend:
Note
Address
Bank 0
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(3)
(1, 2)
(2)
1:
2:
3:
4:
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
PORTA
PORTB
PORTC
PORTD
PORTE
PIR1
PIR2
PIR3
—
TMR0
TMR1L
TMR1H
T1CON
T1GCON
TMR2
PR2
T2CON
—
CPSCON0
CPSCON1
x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as ‘0’, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are trans-
ferred to the upper byte of the program counter.
These registers can be addressed from any bank.
These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as ‘0’.
The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.
Name
SPECIAL FUNCTION REGISTER SUMMARY
Addressing this location uses contents of FSR0H/FSR0L to address data memory
(not a physical register)
Addressing this location uses contents of FSR1H/FSR1L to address data memory
(not a physical register)
Program Counter (PC) Least Significant Byte
Indirect Data Memory Address 0 Low Pointer
Indirect Data Memory Address 0 High Pointer
Indirect Data Memory Address 1 Low Pointer
Indirect Data Memory Address 1 High Pointer
Working Register
PORTA Data Latch when written: PORTA pins when read
PORTB Data Latch when written: PORTB pins when read
PORTC Data Latch when written: PORTC pins when read
PORTD Data Latch when written: PORTD pins when read
Unimplemented
Timer0 Module Register
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register
Timer 2 Module Register
Timer 2 Period Register
Unimplemented
TMR1GIF
TMR1GE
CPSON
OSFIF
Bit 7
GIE
—
—
—
—
—
—
—
TMR1CS<1:0>
Write Buffer for the upper 7 bits of the Program Counter
CPSRM
T1GPOL
CCP5IF
PEIE
ADIF
Bit 6
C2IF
—
—
—
—
(4)
TMR0IE
CCP4IF
T1GTM
RCIF
Bit 5
C1IF
T2OUTPS<3:0>
—
—
—
—
—
T1CKPS<1:0>
Preliminary
T1GSPM
CCP3IF
Bit 4
INTE
TXIF
EEIF
TO
—
—
—
T1OSCEN
CPSRNG1 CPSRNG0 CPSOUT
T1GGO/
TMR6IF
SSPIF
BCLIF
DONE
IOCIE
PIC16F193X/LF193X
Bit 3
RE3
PD
BSR<4:0>
TMR2ON
T1SYNC
T1GVAL
TMR0IF
CCP1IF
RE2
LCDIF
Bit 2
CPSCH<3:0>
—
Z
(3)
TMR2IF
TMR4IF
RE1
INTF
Bit 1
DC
T2CKPS<1:0>
—
—
T1GSS<1:0>
(3)
TMR1ON 0000 00-0 uuuu uu-u
TMR1IF
CCP2IF
T0XCS
RE0
IOCIF
Bit 0
—
C
(3)
DS41364D-page 41
xxxx xxxx xxxx xxxx
xxxx xxxx xxxx xxxx
0000 0000 0000 0000
---1 1000 ---q quuu
0000 0000 uuuu uuuu
0000 0000 0000 0000
0000 0000 uuuu uuuu
0000 0000 0000 0000
---0 0000 ---0 0000
0000 0000 uuuu uuuu
-000 0000 -000 0000
0000 000x 0000 000u
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
---- xxxx ---- uuuu
0000 0000 0000 0000
0000 00-0 0000 00-0
-000 0-0- -000 0-0-
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
0000 0x00 uuuu uxuu
0000 0000 0000 0000
1111 1111 1111 1111
-000 0000 -000 0000
0--- 0000 0--- 0000
---- 0000 ---- 0000
POR, BOR
Value on:
—
—
Value on all
Resets
other
—
—