PIC24FJ64GA002T-I/ML Microchip Technology, PIC24FJ64GA002T-I/ML Datasheet - Page 21

• Manufacturer Part Number: PIC24FJ64GA002T-I/ML
• Description: 64KB, Flash, 8192bytes-RAM, 16MIPS, 21I/O, 16-bit Family,nanoWatt 28 QFN 6x6mm T
• Manufacturer: Microchip Technology
• Series: PIC® 24Fr

Specifications of PIC24FJ64GA002T-I/ML

• Core Processor: PIC
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: I²C, PMP, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 64KB (22K x 24)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM240011 - KIT STARTER MPLAB FOR PIC24F MCUAC162088 - HEADER MPLAB ICD2 24FJ64GA004 28AC164336 - MODULE SOCKET FOR PM3 28/44QFNDV164033 - KIT START EXPLORER 16 MPLAB ICD2
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: PIC24FJ64GA002T-I/MLTR

3.7
The PIC24FJXXXGA0XX family configuration is stored
in Flash Configuration Words at the end of the user
space program memory and in multiple register
Configuration Words located in the test space.
These registers reflect values read at any Reset from
program memory locations. The values can be changed
only by programming the content of the corresponding
Flash Configuration Word and resetting the device. The
Reset forces an automatic reload of the Flash stored
configuration values by sequencing through the
dedicated Flash Configuration Words and transferring
the data into the Configuration registers. To change the
values of the Flash Configuration Word once it has been
programmed, the device must be Chip Erased, as
described in Section 3.5 “Erasing Program Memory”,
and reprogrammed to the desired value. It is not
possible to program a ‘0’ to ‘1’, but they may be
programmed from a ‘1’ to ‘0’ to enable code protection.
Table 3-7 shows the ICSP programming details for pro-
gramming the Configuration Word locations, including
the serial pattern with the ICSP command code which
must be transmitted, Least Significant bit first, using the
PGCx and PGDx pins (see Figure 3-2).
© 2008 Microchip Technology Inc.
Writing Configuration Words
In Step 1, the Reset vector is exited. In Step 2, the
NVMCON register is initialized for programming of
code memory. In Step 3, the 24-bit starting destination
address for programming is loaded into the TBLPAG
register and W7 register.
The TBLPAG register must be loaded with the
following:
• 96 and 64 Kbyte devices – 00h
• 128 Kbyte devices – 01h
To verify the data by reading the Configuration Words
after performing the write in order, the code protection
bits initially should be programmed to a ‘1’ to ensure
that the verification can be performed properly. After
verification is finished, the code protection bit can be
programmed to a ‘0’ by using a word write to the
appropriate Configuration Word.
TABLE 3-6:
Last Word
Last Word – 2
Note 1:
PIC24FJXXXGA0XX
Address
CW1<15> is reserved and must be
programmed to ‘0’.
DEFAULT CONFIGURATION
REGISTER VALUES
Name
CW1
CW2
DS39768D-page 21
Default Value
7FFFh
FFFFh
(1)