PIC24HJ128GP506A-I/MR Microchip Technology, PIC24HJ128GP506A-I/MR Datasheet - Page 13
![16 Bit MCU 40MIPS 128KB FLASH 64 QFN 9x9x0.9mm TUBE](/photos/12/13/121325/c04-149_mr_sml.jpg)
PIC24HJ128GP506A-I/MR
Manufacturer Part Number
PIC24HJ128GP506A-I/MR
Description
16 Bit MCU 40MIPS 128KB FLASH 64 QFN 9x9x0.9mm TUBE
Manufacturer
Microchip Technology
Series
PIC® 24Hr
Datasheets
1.PIC24HJ12GP201-ISO.pdf
(84 pages)
2.PIC24HJ64GP206A-IMR.pdf
(304 pages)
3.PIC24HJ64GP206A-IMR.pdf
(10 pages)
Specifications of PIC24HJ128GP506A-I/MR
Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (43K x 24)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 18x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VFQFN, Exposed Pad
Processor Series
PIC24HJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
8192 B
Interface Type
SPI, I2C, UART
Maximum Clock Frequency
7.37 MHz
Number Of Timers
13
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 140 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005
Minimum Operating Temperature
- 40 C
On-chip Adc
16 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
876-1004 - PIC24 BREAKOUT BOARD
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
TABLE 3-2:
© 2010 Microchip Technology Inc.
BWRP
RSS<1:0>
SSS<2:0>
SWRP
GSS<1:0>
GWRP
Bit Field
dsPIC33F/PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)
Register
FGS
FGS
FBS
FSS
FSS
FSS
Boot Segment Program Memory Write Protection
1 = Boot Segment program memory is not write-protected
0 = Boot Segment program memory is write-protected
Secure Segment Data RAM Code Protection
11 = No Data RAM is reserved for Secure Segment
10 = Small-Sized Secure RAM
[(256
01 = Medium-Sized Secure RAM
[(2048
00 = Large-Sized Secure RAM
[(4096
where N = Number of bytes of RAM reserved for Boot Sector.
Note 1:
Secure Segment Program Memory Code Protection
111 = No Secure Segment
110 = Standard security, Small-sized Secure Program Flash
[Secure Segment ends at 0x001FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x003FFF in other
devices.]
101 = Standard security, Medium-sized Secure Program Flash
[Secure Segment ends at 0x003FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x007FFF in other
devices.]
100 = Standard security, Large-sized Secure Program Flash
[Secure Segment ends at 0x007FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x00FFFF in other
devices.]
011 = No Secure Segment
010 = High security, Small-sized Secure Program Flash
[Secure Segment ends at 0x001FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x003FFF in other
devices.]
001 = High security, Medium-sized Secure Program Flash
[Secure Segment ends at 0x003FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x007FFF in other
devices.]
000 = High security, Large-sized Secure Program Flash
[Secure Segment ends at 0x007FFF for dsPIC33FJ64GPXXX/
dsPIC33FJ64MCXXX/PIC24HJ64GPXXX devices, and at 0x00FFFF in other
devices.]
Secure Segment Program Memory Write Protection
1 = Secure Segment program memory is not write-protected
0 = Secure Segment program memory is write-protected
General Segment Code-Protect bit
11 = Code protection is disabled
10 = Standard security code protection is enabled
0x = High security code protection is enabled
General Segment Write-Protect bit
1 = General Segment program memory is not write-protected
0 = General Segment program memory is write-protected
–
–
–
N) bytes of RAM are reserved for Secure Segment in all other devices.]
N) bytes of RAM are reserved for Secure Segment in all other devices.]
N) bytes of RAM are reserved for Secure Segment in all other devices.]
If the defined Boot Segment size is greater than or equal to the defined
Secure Segment, then the Secure Segment size selection has no effect
and the Secure Segment is disabled.
Description
DS70152H-page 13