PIC24HJ12GP202-E/SS Microchip Technology, PIC24HJ12GP202-E/SS Datasheet - Page 97

no-image

PIC24HJ12GP202-E/SS

Manufacturer Part Number
PIC24HJ12GP202-E/SS
Description
12KB, Flash, 1024bytes-RAM, 40MIPS, 21I/O, 16-bit Family,nanoWatt 28 SSOP .209in
Manufacturer
Microchip Technology
Series
PIC® 24Hr

Specifications of PIC24HJ12GP202-E/SS

Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24HJ12GP202-E/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
REGISTER 9-1:
© 2009 Microchip Technology Inc.
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-14
bit 13
bit 12
bit 11
bit 10-8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2-1
bit 0
Note 1:
I2C1MD
R/W-0
U-0
PCFGx bits have no effect if the ADC module is disabled by setting this bit. When the bit is set, all port
pins that have been multiplexed with ANx will be in Digital mode.
Unimplemented: Read as ‘0’
T3MD: Timer3 Module Disable bit
1 = Timer3 module is disabled
0 = Timer3 module is enabled
T2MD: Timer2 Module Disable bit
1 = Timer2 module is disabled
0 = Timer2 module is enabled
T1MD: Timer1 Module Disable bit
1 = Timer1 module is disabled
0 = Timer1 module is enabled
Unimplemented: Read as ‘0’
I2C1MD: I
1 = I
0 = I
Unimplemented: Read as ‘0’
U1MD: UART1 Module Disable bit
1 = UART1 module is disabled
0 = UART1 module is enabled
Unimplemented: Read as ‘0’
SPI1MD: SPI1 Module Disable bit
1 = SPI1 module is disabled
0 = SPI1 module is enabled
Unimplemented: Read as ‘0’
AD1MD: ADC1 Module Disable bit
1 = ADC1 module is disabled
0 = ADC1 module is enabled
2
2
U-0
U-0
C1 module is disabled
C1 module is enabled
PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1
2
C1 Module Disable bit
W = Writable bit
‘1’ = Bit is set
R/W-0
R/W-0
U1MD
T3MD
R/W-0
T2MD
U-0
(1)
Preliminary
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
PIC24HJ12GP201/202
SPI1MD
R/W-0
R/W-0
T1MD
U-0
U-0
x = Bit is unknown
U-0
U-0
DS70282D-page 95
AD1MD
R/W-0
U-0
bit 8
bit 0

Related parts for PIC24HJ12GP202-E/SS