SST39VF010-70-4C-WHE-T Microchip Technology, SST39VF010-70-4C-WHE-T Datasheet
SST39VF010-70-4C-WHE-T
Specifications of SST39VF010-70-4C-WHE-T
Available stocks
Related parts for SST39VF010-70-4C-WHE-T
SST39VF010-70-4C-WHE-T Summary of contents
Page 1
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 SST39LF/VF512 / 010 / 020 / 0403.0 & 2.7V 512Kb / 1Mb / 2Mb / 4Mb (x8) MPF memories FEATURES: • Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8 • Single Voltage Read and Write Operations – ...
Page 2
... Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit meth- ods ...
Page 3
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 Data# Polling ( When the SST39LF512/010/020/040 and SST39VF512/ 010/020/040 are in the internal Program operation, any attempt to read DQ will produce the complement of the 7 true data. Once the Program operation is completed, DQ will produce true data ...
Page 4
... DQ0 DQ0 DQ0 FIGURE 2: Pin Assignments for 32-lead PLCC ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 X-Decoder I/O Buffers and Data Latches Control Logic SST39LF/VF512 SST39LF/VF512 32-lead PLCC ...
Page 5
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 SST39LF/VF040 SST39LF/VF020 SST39LF/VF010 SST39LF/VF512 A11 A11 A11 A11 A13 A13 A13 A13 A14 A14 A14 A14 A17 A17 NC NC WE# WE# WE# WE A18 A16 A16 A16 NC A15 ...
Page 6
... Write Inhibit Product Identification Software Mode 1. X can but no other value ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 TOP VIEW (balls facing down A11 NC1 OE# A10 CE# A1 A17 ...
Page 7
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 TABLE 4: Software Command Sequence Command 1st Bus Sequence Write Cycle 1 Addr Data Byte-Program 5555H AAH Sector-Erase 5555H AAH Chip-Erase 5555H AAH 4,5 Software ID Entry 5555H AAH ...
Page 8
... A sector- or block-level rating would result in a END higher minimum specification. ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 = 3.0-3.6V for SST39LF512/010/020/040 and 2.7-3.6V for DD 1 Limits Min ...
Page 9
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 AC CHARACTERISTICS TABLE 9: Read Cycle Timing Parameters - V SST39VF512/010/020/040 Symbol Parameter T Read Cycle Time RC T Chip Enable Access Time CE T Address Access Time AA T Output Enable Access Time ...
Page 10
... Note Most significant address for SST39LF/VF512 for SST39LF/VF020 and A 17 FIGURE 7: WE# Controlled Program Cycle Timing Diagram ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 OLZ T CLZ DATA VALID ...
Page 11
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 5555 ADDRESS CPH OE# WE 7-0 SW0 Note Most significant address FIGURE 8: CE# Controlled Program Cycle Timing Diagram ADDRESS A MS-0 CE# OE# WE Note Most significant address for SST39LF/VF512, A ...
Page 12
... Sector Address Most significant address FIGURE 11: WE# Controlled Sector-Erase Timing Diagram ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 OEH T OE for SST39LF/VF512, A for SST39LF/VF010, 16 for SST39LF/VF020 and A for SST39LF/VF040 18 ...
Page 13
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 5555 2AAA ADDRESS A MS-0 CE 7-0 SW0 Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10) ...
Page 14
... V (0 FIGURE 15: AC Input/Output Reference Waveforms TO DUT FIGURE 16: A Test Load Example ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 2AAA 5555 IDA T WHP SW1 ...
Page 15
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 FIGURE 17: Byte-Program Algorithm ©2010 Silicon Storage Technology, Inc. Start Load data: AAH Address: 5555H Load data: 55H Address: 2AAAH Load data: A0H Address: 5555H Load Byte ...
Page 16
... Erase Initiated Wait SCE Program/Erase Completed FIGURE 18: Wait Options ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 Toggle Bit Byte-Program/ Erase Initiated Read byte Read same byte No Does DQ 6 match? ...
Page 17
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 Software ID Entry Command Sequence Load data: AAH Address: 5555H Load data: 55H Address: 2AAAH Load data: 90H Address: 5555H Wait T IDA Read Software ID FIGURE 19: Software ID Command Flowcharts © ...
Page 18
... Wait T SCE Chip erased to FFH FIGURE 20: Erase Command Sequence ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 Sector-Erase Command Sequence Load data: AAH Address: 5555H Load data: 55H Address: 2AAAH ...
Page 19
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 PRODUCT ORDERING INFORMATION SST 39 LF 040 - XXXX - XXX ©2010 Silicon Storage Technology, Inc XXX X Environmental Attribute E Package Modifier leads balls balls (54 possible positions) Package Type B3 = TFBGA (0.8mm pitch, 6mm x 8mm PLCC M = WFBGA (0 ...
Page 20
... Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations. ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 SST39LF010-45-4C-B3KE SST39VF010-70-4C-B3KE SST39VF010-70-4I-B3KE SST39LF020-45-4C-B3KE ...
Page 21
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 PACKAGING DIAGRAMS TOP VIEW .495 .485 .453 Optional Pin #1 .447 .048 Identifier .042 .042 .048 .595 .553 .585 .547 .050 BSC Note: 1. Complies with JEDEC publication 95 MS-016 AE dimensions, although some dimensions may be more stringent. ...
Page 22
... Maximum allowable mold flash is 0. the package ends, and 0.25 mm between leads. FIGURE 23: 32-lead Thin Small Outline Package (TSOP) 8mm x 14mm SST Package Code: WH ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 8.10 7.90 1.20 max ...
Page 23
... Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 TOP VIEW 6.00 ± 0. CORNER DETAIL SEATING PLANE Note: 1. Although many dimensions are similar to those of JEDEC Publication 95, MO-225, this specific package is not registered. 2. All linear dimensions are in millimeters. ...
Page 24
... Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 ©2010 Silicon Storage Technology, Inc. 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040 Description Write max for Erase operations in DD www ...