DS90UR906QSQ National Semiconductor, DS90UR906QSQ Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS90UR906QSQ
Manufacturer Part Number
DS90UR906QSQ
Description
Manufacturer
National Semiconductor
Datasheet
1.DS90UR906QSQ.pdf
(44 pages)
Specifications of DS90UR906QSQ
Number Of Elements
3
Diff. Input Low Threshold Volt
-50mV
Output Type
Deserializer
Power Dissipation
470mW
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Number Of Receivers
3
Number Of Drivers
24
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90UR906QSQE/NOPB
Manufacturer:
TI/NSC
Quantity:
5 000
Part Number:
DS90UR906QSQE/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Figure 35
Des in Pin/STRAP control mode for a 65 MHz 24-bit Color
Display Application. The LVDS inputs utilize 100 nF coupling
capacitors to the line and the Receiver provides internal ter-
mination. Bypass capacitors are placed near the power sup-
ply pins. At a minimum, seven 0.1 µF capacitors and two 4.7
µF capacitors should be used for local device bypassing. Sys-
tem GPO (General Purpose Output) signals control the PDB
and the BISTEN pins. In this application the RRFB pin is tied
Low to strobe the data on the falling edge of the PCLK.
Since the device in the Pin/STRAP mode, four 10 kΩ pull up
resistors are used on the parallel output bus to select the de-
sired device features. CONFIG[1:0] is set to 01'b for Normal
Mode and Control Signal Filter ON, this is accomplished with
shows a typical application of the DS90UR906Q
FIGURE 35. DS90UR906Q Typical Connection Diagram — Pin Control
39
the STRAP pull-up on B7. The receiver input equalizer is also
enabled and set to provide 7.5 dB of gain, this is accomplished
with EQ[3:0] set to 1001'b with STRAP pull ups on G4 and
G7. To reduce parallel bus EMI, the SSCG feature is enabled
and set to 30 kHz and ±1% with SSC[3:0] set to 0010'b and
a STRAP pull-up on R4. The desired features are set with the
use of the four pull up resistors.
The interface to the target display is with 3.3V LVCMOS lev-
els, thus the VDDIO pin is connected to the 3.3 V rail. The
optional Serial Bus Control is not used in this example, thus
the SCL, SDA and ID[x] pins are left open. A delay cap is
placed on the PDB signal to delay the enabling of the device
until power is stable.
30102045
www.national.com