XC3S400-4FGG456I Xilinx Inc, XC3S400-4FGG456I Datasheet - Page 96

no-image

XC3S400-4FGG456I

Manufacturer Part Number
XC3S400-4FGG456I
Description
FPGA Spartan®-3 Family 400K Gates 8064 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S400-4FGG456I

Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
8064
Device System Gates
400000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
264
Ram Bits
294912
Number Of Logic Elements/cells
8064
Number Of Labs/clbs
896
Total Ram Bits
294912
Number Of I /o
264
Number Of Gates
400000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S400-4FGG456I
Manufacturer:
FOX
Quantity:
30 000
Part Number:
XC3S400-4FGG456I
Manufacturer:
XILINX
Quantity:
2 800
Part Number:
XC3S400-4FGG456I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S400-4FGG456I
Manufacturer:
XILINX
0
Part Number:
XC3S400-4FGG456I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan-3 FPGA Family: DC and Switching Characteristics
Table 67: Timing for the JTAG Test Access Port
96
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
TCKH
TCKL
TCK
The numbers in this table are based on the operating conditions set forth in
Symbol
TCK
TMS
TDI
TDO
(Input)
(Input)
(Input)
(Output)
The time from the falling transition on the TCK pin to data
appearing at the TDO pin
The time from the setup of data at the TDI pin to the rising
transition at the TCK pin
The time from the setup of a logic level at the TMS pin to the
rising transition at the TCK pin
The time from the rising transition at the TCK pin to the point
when data is last held at the TDI pin
The time from the rising transition at the TCK pin to the point
when a logic level is last held at the TMS pin
TCK pin High pulse width
TCK pin Low pulse width
Frequency of the TCK signal
T
TDITCK
T
TMSTCK
Figure 37: JTAG Waveforms
Description
www.xilinx.com
T
TCKTDI
T
TCKTMS
JTAG Configuration
Boundary-Scan
Table
T
TCKTDO
31.
T
CCH
All Speed Grades
1/F
Min
1.0
7.0
7.0
DS099-3 (v2.5) December 4, 2009
0
0
5
5
0
0
TCK
T
CCL
Product Specification
Max
11.0
DS099_06_102909
33
25
-
-
-
-
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S400-4FGG456I