LTC1967IMS8TR Linear Technology, LTC1967IMS8TR Datasheet - Page 21
![](/photos/30/93/309330/8pin_msop_sml.jpg)
LTC1967IMS8TR
Manufacturer Part Number
LTC1967IMS8TR
Description
Manufacturer
Linear Technology
Datasheet
1.LTC1967IMS8TR.pdf
(28 pages)
Specifications of LTC1967IMS8TR
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Package Type
MSOP
Lead Free Status / RoHS Status
Not Compliant
APPLICATIO S I FOR ATIO
devoted to sampling, ten time constants elapse. This
allows each sample to settle to within 46ppm and it is these
samples that are used to compute the RMS value.
This is a much higher accuracy than the LTC1967 conver-
sion limits, and far better than the accuracy computed via
the simplistic resistive divider model:
This resistive divider calculation does give the correct
model of what voltage is seen at the input terminals by a
parallel load averaged over a several clock cycles, which is
what a large shunt capacitor will do—average the current
spikes over several clock cycles.
When high source impedances are used, care must be taken
to minimize shunt capacitance at the LTC1967 input so as
not to increase the settling time. Shunt capacitance of just
0.8pF will double the input settling time constant and the
error in the above example grows from 46ppm to 0.67%
(6700ppm). As a consequence, it is important to not try to
filter the input with large input capacitances unless driven
by a low impedance. Keep time constant << 500ns.
When the LTC1967 is driven by op amp outputs, whose
low DC impedance can be compromised by sharp capaci-
tive load switching, a small series resistor may be added.
A 1k resistor will easily settle with the 0.8pF input sampling
capacitor to within 1ppm.
These are important points to consider both during design
and debug. During lab debug, and even production testing,
a high value series resistor to any test point is advisable.
V
IN
V
V
V
U
SOURCE
SOURCE
SOURCE
U
5
– . %
R
M
IN
1 25
5
M
R
R
W
IN
SOURCE
62
k
U
Output Impedance
The LTC1967 output impedance during operation is simi-
larly due to a switched capacitor action. In this case, 20pF
of on-chip capacitance operating at 500kHz translates into
100k . The closed-loop RMS-to-DC calculation cuts that
in half to the nominal 50k specified.
In order to create a DC result, a large averaging capacitor
is required. Capacitive loading and time constants are not
an issue on the output.
However, resistive loading is an issue and the 10M
impedance of a DMM or 10 scope probe will drag the
output down by –0.5% typ.
During shutdown, the switching action is halted and a
fixed 50k resistor shunts V
discharged.
Interfacing with an ADC
The LTC1967 output impedance and the RMS averaging
ripple need to be considered when using an analog-to-
digital converter (ADC) to digitize the LTC1967 RMS
result.
The simplest configuration is to connect the LTC1967
directly to the input of a type 7106/7136 ADC as shown in
Figure 21a. These devices are designed specifically for
DVM/DPM use and include display drivers for a 3 1/2 digit
LCD segmented display. Using a dual-slope conversion,
the input is sampled over a long integration window, which
results in rejection of line frequency ripple when integra-
tion time is an integer number of line cycles. Finally, these
parts have an input impedance in the G
specified input leakage of 10pA to 20pA. Such a leakage,
combined with the LTC1967 output impedance, results in
just 1 V to 2 V of additional output offset voltage.
Another type of ADC that has inherent rejection of RMS
averaging ripple is an oversampling
LTC2420. Its input impedance is 6.5M , but only when it
is sampling. Since this occurs only half the time at most,
if it directly loads the LTC1967, a gain error of –0.32% to
–0.43% results. In fact, the LTC2420 DC input current is
OUT
to OUT RTN so that C
ADC such as the
LTC1967
range, with
21
AVE
1967f
is