M25PE80-VMW6G NUMONYX, M25PE80-VMW6G Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M25PE80-VMW6G
Manufacturer Part Number
M25PE80-VMW6G
Description
Manufacturer
NUMONYX
Datasheet
1.M25PE80-VMW6G.pdf
(66 pages)
Specifications of M25PE80-VMW6G
Cell Type
NOR
Density
8Mb
Access Time (max)
8ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
SOIC W
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
1M
Supply Current
8mA
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25PE80-VMW6G
Manufacturer:
STM
Quantity:
530
Operating features
4.7
4.8
4.8.1
14/66
Status register
The status register contains a number of status and control bits that can be read or set (as
appropriate) by using specific instructions. See
a detailed description of the status register bits.
Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M25PE80 features the following data protection mechanisms:
Protocol-related protections
Power on reset and an internal timer (t
changes while the power supply is outside the operating specification.
Program, erase and write instructions are checked that they consist of a number of
clock pulses that is a multiple of eight, before they are accepted for execution.
All instructions that modify data must be preceded by a write enable (WREN)
instruction to set the write enable latch (WEL) bit. This bit is returned to its reset state
by the following events:
–
–
–
–
–
–
–
–
–
–
The Reset (Reset) signal can be driven Low to freeze and reset the internal logic. For
the specific cases of program and write cycles, the designer should refer to
Write status register
program
Section 6.13: Subsector erase
pulse.
In addition to the low power consumption feature, the deep power-down mode offers
extra software protection from inadvertent write, program and erase instructions while
the device is not in active use.
Power-up
Reset (Reset) driven Low
Write disable (WRDI) instruction completion
Page write (PW) instruction completion
Page program (PP) instruction completion
Write to lock register (WRLR) instruction completion
Page erase (PE) instruction completion
Subsector erase (SSE) instruction completion
Sector erase (SE) instruction completion
Bulk erase (BE) instruction completion
(PP),
Section 6.12: Page erase
(WRSR),
Section 6.9: Page write
(SSE), and to
PUW
(PE),
Section 6.4: Read status register (RDSR)
) can provide protection against inadvertent
Table 15: Device status after a Reset Low
Section 6.14: Sector erase (SE)
(PW),
Section 6.10: Page
Section 6.5:
M25PE80
and
for