STK10C48-P45I Cypress Semiconductor Corp, STK10C48-P45I Datasheet
STK10C48-P45I
Specifications of STK10C48-P45I
Related parts for STK10C48-P45I
STK10C48-P45I Summary of contents
Page 1
... March 2006 QuantumTrap™ CMOS Nonvolatile Static RAM Obsolete - Not Recommend for new Designs DESCRIPTION The Simtek STK10C48 is a fast static volatile element incorporated in each static memory cell. The number of times, while independent nonvolatile data resides in be transferred from the ments (the Elements to the the NE pin ...
Page 2
... STK10C48 ABSOLUTE MAXIMUM RATINGS Voltage on Input Relative to Ground . . . . . . . . . . . . . .–0.5V to 7.0V Voltage on Input Relative –0. Voltage –0. 0-7 Temperature under Bias . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W DC Output Current (1 output at a time, 1s duration 15mA DC CHARACTERISTICS ...
Page 3
... NE ≥ device is continuously selected AVAV 3 t AVQV 5 t AXQX AVAV 1 t ELQV 6 t ELQX 4 t GLQV 8 t GLQX 10 t ELICCH ACTIVE 3 Document Control # ML0002 rev 0.2 STK10C48 ± 5.0V CC STK10C48-25 STK10C48-35 STK10C48-45 MIN MAX MIN MAX MIN MAX DATA VALID 11 t ...
Page 4
... AVWH 13 t WLWH 15 t DVWH DATA VALID 20 t WLQZ HIGH IMPEDANCE AVAV 14 t ELEH 17 t AVEH 13 t WLEH 15 t DVEH DATA VALID HIGH IMPEDANCE 4 Document Control # ML0002 rev 0.2 ± 5.0V 10%) CC STK10C48-35 STK10C48-45 UNITS MAX MIN MAX MIN MAX ...
Page 5
... STORE Initiation Cycle Time Output Disable Set- Fall Output Disable Set- Fall NE Set-up Chip Enable Set-up Write Enable Set- NLWL WLNH NLEL 28 t WLEL 23 t ELNH 5 Document Control # ML0002 rev 0.2 STK10C48 MODE POWER Standby Active Active k Active Active . RESTORE (V = 5.0V CC MIN MAX ...
Page 6
... BROWN OUT STORE INHIBIT STORE INHIBIT NO RECALL NO RECALL DID NOT GO (V DID NOT BELOW V ) BELOW V RESET RESET 6 Document Control # ML0002 rev 0 5.0V + 10%) CC STK10C48 UNITS NOTES MIN MAX μs 550 10 ms 4.0 4.5 V 3.6 V BROWN OUT STORE INHIBIT RECALL WHEN V RETURNS CC ) ...
Page 7
... Power-up RECALL Duration NLNH 36 t GLNL 39 t NLQZ NLEL 36 t GLEL WHEL ELNH NLGL 34 t GLNH 37 t WHGL 38 ELGL 7 Document Control # ML0002 rev 0.2 STK10C48 ± 5.0V 10%) CC MIN MAX UNITS 550 33 t NLQX HIGH IMPEDANCE 33 t ELQX 33 t GLQX μ μs ...
Page 8
... Nonvolatile Elements or from Nonvolatile SRAM Elements to . SRAM NOISE CONSIDERATIONS Note that the STK10C48 is a high-speed memory and so must have a high-frequency bypass capaci- tor of approximately 0.1μF connected between V and V , using leads and traces that are as short as SS possible. As with all high-speed careful routing of power, ground and signals will help prevent noise problems ...
Page 9
... To help avoid this situation, a 10K Ohm resistor should be connected either between W and system V or between E and system V CC HARDWARE PROTECT The STK10C48 offers two levels of protection to suppress inadvertent cycles. If the control STORE signals ( and NE) remain in the dition at the end of a cycle, a second STORE cycle will not be started ...
Page 10
... STK10C48 STK10C48 March 2006 ORDERING INFORMATION - Temperature Range Access Time Lead Finish Package 10 Document Control # ML0002 rev 0.2 Blank = Commercial (0 to 70° Industrial (–40 to 85° 25ns 35 = 35ns 45 = 45ns Blank = 85%Sn/15% 100% Sn (Matte Tin Plastic 28-pin 300 mil DIP N = Plastic 28-pin 300 mil SOIC ...
Page 11
... Document Revision History Date Revision December 2002 0.0 September 2003 0.1 March 2006 0.2 March 2006 Summary Removed 20 nsec device. Added lead-free lead finish Marked as Obsolete, Not recommended for new design. 11 Document Control # ML0002 rev 0.2 STK10C48 ...
Page 12
... STK10C48 March 2006 12 Document Control # ML0002 rev 0.2 ...