5962-9759702QXA Cypress Semiconductor Corp, 5962-9759702QXA Datasheet
5962-9759702QXA
Specifications of 5962-9759702QXA
Available stocks
Related parts for 5962-9759702QXA
5962-9759702QXA Summary of contents
Page 1
... Cypress Semiconductor Corporation UltraLogic™ High-Density Flash CPLDs — No expander delays — No dedicated vs. I/O pin delays — No additional delay through PIM — No penalty for using full 16 product terms — No delay for steering or sharing product terms • ...
Page 2
General Description (continued) The F 370i family is designed to bring the flexibility, ease LASH of use and performance of the 22V10 to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a ...
Page 3
FROM PRODUCT TERM PIM ARRAY TO PIM Figure 2. Logic Block for CY7C371i, CY7C373i, and CY7C375i (I/O Intensive) 0–16 PRODUCT TERMS MACRO- CELL 6 0–16 PRODUCT TERMS MACRO- CELL 80 PRODUCT 0–16 TERM PRODUCT ALLOCATOR ...
Page 4
FROM PIM PRODUCT TERM ARRAY TO PIM Figure 3. Logic Block for CY7C372i and CY7C374i (Register Intensive) Logic Block The logic block is the basic building block of the F architecture. It consists of a product ...
Page 5
Product Term Sharing Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, ...
Page 6
FROM PTM 0–16 PRODUCT TERMS FROM PTM 0–16 PRODUCT TERMS ASYNCHRONOUS BLOCK RESET ASYNCHRONOUS 4 SYSTEM CL OCKS (CY7C373i–CY7C375i) BLOCK PRESET 2 SYSTEM CL OCKS (CY7C371i–CY7C372i) f INPUT/CLOCK ...
Page 7
PRODUCT TERMS [ ASYNCHRONOUS BLOCK RESET ASYNCHRONOUS 4 SYSTEM CL OCKS (CY7C373i–CY7C375i) 2 SYSTEM CL OCKS (CY7C371i–CY7C372i) BLOCK PRESET INPUT/CLOCK PIN D 0 FROM CLOCK 1 O POLARITY INPUT 2 ...
Page 8
COMBINATORIALSIGNAL REGISTERED SIGNAL D,T 5 CLOCK Figure 8. Timing Model for CY7C371i not used on the parts. Figure 8 illustrates the true timing model for the 8.5-ns devices. For combinatorial ...
Page 9
... ViewSim and ViewDraw are trademarks of ViewLogic. © Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...