5962-9206201MYC Cypress Semiconductor Corp, 5962-9206201MYC Datasheet

5962-9206201MYC

Manufacturer Part Number

5962-9206201MYC

Description

Manufacturer

Cypress Semiconductor Corp

Datasheet

1.5962-9206201MYC.pdf (15 pages)

Specifications of 5962-9206201MYC

# Macrocells

192

Frequency (max)

40MHz

Propagation Delay Time

35ns

Number Of Logic Blocks/elements

# I/os (max)

Operating Supply Voltage (typ)

In System Programmable

Operating Supply Voltage (min)

4.5V

Operating Supply Voltage (max)

5.5V

Operating Temp Range

-55C to 125C

Operating Temperature Classification

Military

Mounting

Through Hole

Pin Count

Package Type

Windowed PGA

Memory Type

EPROM

Lead Free Status / RoHS Status

Not Compliant

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

BOSTOCK HK LIMITED

Part Number:

5962-9206201MYC

Quantity:

513

Current page: 1 of 15
Download datasheet (364Kb)

Cypress Semiconductor Corporation

Document #: 38-03034 Rev. *B

Features

Functional Description

The CY7C341 is an Erasable Programmable Logic Device

(EPLD) in which CMOS EPROM cells are used to configure

logic functions within the device. The MAX

100% user-configurable, allowing the devices to accom-

modate a variety of independent logic functions.

The 192 macrocells in the CY7C341 are divided into 12 LABs,

16 per LAB. There are 384 expander product terms, 32 per

LAB, to be used and shared by the macrocells within each

LAB. Each LAB is interconnected with a programmable inter-

connect array, allowing all signals to be routed throughout the

chip.

The speed and density of the CY7C341 allows them to be

used in a wide range of applications, from replacement of large

amounts of 7400-series TTL logic, to complex controllers and

multifunction chips. With greater than 37 times the functionality

of 20-pin PLDs, the CY7C341 allows the replacement of over

75 TTL devices. By replacing large amounts of logic, the

CY7C341 reduces board space and part count, and increases

system reliability.

Each LAB contains 16 macrocells. In LABs A, F, G, and L, eight

macrocells are connected to I/O pins and eight are buried,

while for LABs B, C, D, E, H, I, J, and K, four macrocells are

connected to I/O pins and 12 are buried. Moreover, in addition

to the I/O and buried macrocells, there are 32 single product

term logic expanders in each LAB. Their use greatly enhances

the capability of the macrocells without increasing the number

of product terms in each macrocell.

Logic Array Blocks

There are 12 logic array blocks in the CY7C341. Each LAB

consists of a macrocell array containing 16 macrocells, an

expander product term array containing 32 expanders, and an

I/O block. The LAB is fed by the programmable interconnect

array and the dedicated input bus. All macrocell feedbacks go

to the macrocell array, the expander array, and the program-

mable interconnect array. Expanders feed themselves and the

macrocell array. All I/O feedbacks go to the programmable

interconnect array so that they may be accessed by macro-

cells in other LABs as well as the macrocells in the LAB in

which they are situated.

Externally, the CY7C341 provides eight dedicated inputs, one

of which may be used as a system clock. There are 64 I/O pins

• 192 macrocells in 12 logic array blocks (LABs)

• Eight dedicated inputs, 64 bidirectional I/O pins

• 0.8-micron double-metal CMOS EPROM technology

• Programmable interconnect array

• 384 expander product terms

• Available in 84-pin HLCC, PLCC, and PGA packages

•

architecture is

3901 North First Street

USE ULTRA37000™

FOR ALL NEW DESIGNS

that may be individually configured for input, output, or bidirec-

tional data flow.

Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves inter-

connect limitations by routing only the signals needed by each

logic array block. The inputs to the PIA are the outputs of every

macrocell within the device and the I/O pin feedback of every

pin on the device.

Unlike masked or programmable gate arrays, which induce

variable delay dependent on routing, the PIA has a fixed delay.

This eliminates undesired skews among logic signals, which

may cause glitches in internal or external logic. The fixed

delay, regardless of programmable interconnect array config-

uration, simplifies design by assuring that internal signal

skews or races are avoided. The result is ease of design imple-

mentation, often in a single pass, without the multiple internal

logic placement and routing iterations required for a program-

mable gate array to achieve design timing objectives.

Timing Delays

Timing delays within the CY7C341 may be easily determined

using Warp™, Warp Professional™, or Warp Enterprise™

software. The CY7C341 has fixed internal delays, allowing the

user to determine the worst case timing delays for any design.

Design Recommendations

For proper operation, input and output pins must be

constrained to the range GND < (V

inputs must always be tied to an appropriate logic level (either

connected together directly at the device. Power supply

decoupling capacitors of at least 0.2 µF must be connected

between V

each V

at the device. Decoupling capacitors should have good

frequency response, such as monolithic ceramic types.

Design Security

The CY7C341 contains a programmable design security

feature that controls the access to the data programmed into

the device. If this programmable feature is used, a proprietary

design implemented in the device cannot be copied or

retrieved. This enables a high level of design control to be

obtained since programmed data within EPROM cells is

invisible. The bit that controls this function, along with all other

program data, may be reset simply by erasing the device. The

CY7C341 is fully functionally tested and guaranteed through

complete testing of each programmable EPROM bit and all internal

logic elements thus ensuring 100% programming yield.

The erasable nature of these devices allows test programs to

be used and erased during early stages of the production flow.

The devices also contain on-board logic test circuitry to allow

verification of function and AC specification once encapsu-

lated in non-windowed packages.

or GND). Each set of V

192-Macrocell MAX

pin should be separately decoupled to GND, directly

•

and GND. For the most effective decoupling,

San Jose

CA 95134

and GND pins must be

or V

Revised April 9, 2004

•

OUT

) < V

408-943-2600

CY7C341

EPLD

. Unused

Related parts for 5962-9206201MYC

5962-9206201MYC Summary of contents

Page 1

... LABs as well as the macrocells in the LAB in which they are situated. Externally, the CY7C341 provides eight dedicated inputs, one of which may be used as a system clock. There are 64 I/O pins Cypress Semiconductor Corporation Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS ...

Page 2

Selection Guide Maximum Access Time Maximum Operating Current Commercial Industrial Military Maximum Standby Current Commercial Industrial Military Logic Block Diagram 1 (A6) INPUT/CLK 2 (A5) 41 (K6) 42 (J6) 4 (C5) 5 (A4) 6 (B4) 7 (A3) 8 (A2) 9 ...

Page 3

Pin Configurations PLCC/HLCC Top View I I/O 15 I/O I/O 16 I/O 17 GND 18 GND 19 I/O 20 I/O 21 7C341 I/O ...

Page 4

Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature .......................................−65 Ambient Temperature with Power Applied.................................................... 0°C to +70°C Maximum Junction Temperature (Under Bias)................................................................. 150°C Supply Voltage to Ground Potential .................−2.0V to ...

Page 5

AC Test Loads and Waveforms R1 464Ω 5V OUTPUT 250Ω INCLUDING JIG AND SCOPE (a) Equivalent to: THÉ VENIN EQUIVALENT (commercial/military) 163Ω OUTPUT External Synchronous Switching Characteristics Over the Operating Range Parameter Description t Dedicated Input to ...

Page 6

External Synchronous Switching Characteristics Over the Operating Range Parameter Description t Input Hold Time from H Synchronous Clock Input t Synchronous Clock Input WH High Time t Synchronous Clock Input WL Low Time t Asynchronous Clear Width RW t Asynchronous ...

Page 7

External Synchronous Switching Characteristics Over the Operating Range Parameter Description t Dedicated Asynchronous Clock Input ACO1 [6] to Output Delay t Asynchronous Clock Input to Local ACO2 Feedback to Combinatorial Output t Dedicated Input or Feedback Set-up AS1 Time to ...

Page 8

Internal Switching Characteristics Parameter Description t Dedicated Input Pad and IN Buffer Delay t I/O Input Pad and Buffer Delay IO t Expander Array Delay EXP t Logic Array Data Delay LAD t Logic Array Control Delay LAC t Output ...

Page 9

Internal Switching Characteristics Parameter Description t Asynchronous Preset and Clear PCW Pulse Width t Asynchronous Preset and Clear PCR Recovery Time t Programmable Interconnect PIA Array Delay Notes: 27. Sample tested only for an output change of 500 mV. 28. ...

Page 10

Switching Waveforms (continued) External Asynchronous DEDICATEDINPUT/ [7] I/OINPUT ASYNCHRONOUS CLOCK INPUT ASYNCHRONOUS [7] CLEAR/PRESET ASYNCHRONOUS REGISTERED OUTPUTS COMBINATORIAL OUTPUT FROM ASYNCH. REGISTERED FEEDBACK Internal Combinatorial INPUT PIN I/O PIN EXPANDER ARRAY DELAY LOGIC ARRAY INPUT LOGIC ARRAY OUTPUT Document #: ...

Page 11

Switching Waveforms (continued) Internal Asynchronous t AWH CLOCK PIN t IN CLOCK INTO LOGIC ARRAY CLOCK FROM LOGIC ARRAY DATA FROM LOGIC ARRAY REGISTER OUTPUT TO LOCAL LAB LOGIC ARRAY REGISTER OUTPUT TO ANOTHER LAB Internal ...

Page 12

Ordering Information Speed (ns) Ordering Code 25 CY7C341-25HC/HI CY7C341-25JC/JI CY7C341-25RC/RI 30 CY7C341-30HC/HI CY7C341-30JC/JI CY7C341-30RC/RI CY7C341-30HMB CY7C341-30RMB 35 CY7C341-35HC/HI CY7C341-35JC/JI CY7C341-35RC/RI CY7C341-35HMB CY7C341-35RMB MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter ...

Page 13

Package Diagrams Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS 84-Leaded Windowed Leaded Chip Carrier H84 CY7C341 51-80081-** Page ...

Page 14

... Document #: 38-03034 Rev. *B © Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...

Page 15

Document History Page Document Title: CY7C341 192-Macrocell MAX® EPLD Document Number: 38-03034 REV. ECN NO. Issue Date ** 106379 06/18/01 *A 111355 12/17/01 *B 213375 See ECN Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS Orig. of ...

Related keywords

5962-9206201MYC datasheet
5962-9206201MYC data sheet
5962-9206201MYC pdf datasheet
5962-9206201MYC component
5962-9206201MYC part
5962-9206201MYC distributor
5962-9206201MYC RoHS
5962-9206201MYC datasheet download