DS99R103TVSX National Semiconductor, DS99R103TVSX Datasheet - Page 4
![](/photos/31/44/314420/48pin_tqfp_sml.jpg)
DS99R103TVSX
Manufacturer Part Number
DS99R103TVSX
Description
Manufacturer
National Semiconductor
Datasheet
1.DS99R103TVSX.pdf
(24 pages)
Specifications of DS99R103TVSX
Number Of Elements
1
Input Type
CMOS/TTL
Operating Supply Voltage (typ)
3.3V
Output Type
Serializer
Differential Output Voltage
1.2V
Transmission Data Rate
960Mbps
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
48
Number Of Receivers
24
Number Of Drivers
1
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS99R103TVSX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
www.national.com
I
I
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
TxOUT_E_O
t
t
t
t
Symbol
DDR
DDRZ
TCP
TCIH
TCIL
CLKT
JIT
LLHT
LHLT
DIS
DIH
HZD
LZD
ZHD
ZLD
PLD
SD
RCP
RDC
CLH
CHL
Symbol
Serializer Timing Requirements for TCLK
Over recommended operating supply and temperature ranges unless otherwise specified.
Serializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Deserializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Symbol
Deserializer (Rx)
Total Supply Current
(includes load current)
Deserializer (Rx)
Total Supply Current
(includes load current)
Deserializer (Rx)
Supply Current Power-down
Transmit Clock Period
Transmit Clock High Time
Transmit Clock Low Time
TCLK Input Transition Time
TCLK Input Jitter
Receiver out Clock Period
RCLK Duty Cycle
LVCMOS Low-to-High
Transition Time
LVCMOS High-to-Low
Transition Time
LVDS Low-to-High Transition Time
LVDS High-to-Low Transition Time
DIN (23:0) Setup to TCLK
DIN (23:0) Hold from TCLK
DOUT ± HIGH to TRI-STATE Delay
DOUT ± LOW to TRI-STATE Delay
DOUT ± TRI-STATE to HIGH Delay
DOUT ± TRI-STATE to LOW Delay
Serializer PLL Lock Time
Serializer Delay
TxOUT_Eye_Opening
(respect to ideal)
Parameter
Parameter
Parameter
Parameter
C
Checker-board pattern
(Figure 2)
C
Random pattern
RPWDNB = 0V
(All other LVCMOS Inputs = 0V,
R
L
L
IN+
= 8 pF LVCMOS Output
= 8 pF LVCMOS Output
/ R
t
(Note 8)
C
(lumped load)
(Figure 11)
IN-
RCP
L
= 0V)
= 8 pF
Conditions
= t
Conditions
TCP
(Figure 5)
(Figure 4)
(Note 9)
R
C
VODSEL = L
R
C
(Note 8)
R
C
(Figure 6) (Note 5)
R
R
VODSEL = L, TRFB = H
R
VODSEL = L, TRFB = L
3–40 MHz
(Figure 9) (Notes 9, 13)
L
L
L
L
L
L
L
L
L
= 100Ω,
= 10 pF to GND
= 100Ω,
= 10 pF to GND
= 100Ω,
= 10 pF to GND
= 100Ω,
= 100Ω,
= 100Ω,
4
Conditions
RCLK
RCLK
ROUT [23:0],
LOCK, RCLK
( Figure 3)
( Figure 8)
( Figure 8)
( Figure 7)
Pin/Freq.
Conditions
f = 40 MHz
f = 40 MHz
Pin/Freq.
Min
Min
25
45
5
5
3.5T + 2.85
3.5T + 2.85
Typ
0.68
2.5
2.5
Typ
50
T
10
Min
0.4T 0.5T 0.6T
0.4T 0.5T 0.6T
Min
25
Typ
1
Typ
T
3
Max
3.5T
+ 10
3.5T
+ 10
200
200
0.6
0.6
Max
15
15
333
3.5
3.5
55
Max
Max Units
95
90
50
333
33
6
(Note 10)
Units
ms
(RMS)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UI
Units
Units
mA
mA
µA
ns
ns
ns
ns
ns
ns
ns
ps
%