LFXP2-30E-5FN484I Lattice, LFXP2-30E-5FN484I Datasheet - Page 11
LFXP2-30E-5FN484I
Manufacturer Part Number
LFXP2-30E-5FN484I
Description
IC DSP 30KLUTS 363I/O 484FPBGA
Manufacturer
Lattice
Datasheet
1.LFXP2-40E-5FN484I.pdf
(92 pages)
Specifications of LFXP2-30E-5FN484I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
396288
Number Of I /o
363
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1127
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-30E-5FN484I
Manufacturer:
Lattice
Quantity:
45
Company:
Part Number:
LFXP2-30E-5FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 2-5. Clock Divider Connections
Clock Distribution Network
LatticeXP2 devices have eight quadrant-based primary clocks and between six and eight flexible region-based sec-
ondary clocks/control signals. Two high performance edge clocks are available on each edge of the device to sup-
port high speed interfaces. The clock inputs are selected from external I/Os, the sysCLOCK PLLs, or routing. Clock
inputs are fed throughout the chip via the primary, secondary and edge clock networks.
Primary Clock Sources
LatticeXP2 devices derive primary clocks from four sources: PLL outputs, CLKDIV outputs, dedicated clock inputs
and routing. LatticeXP2 devices have two to four sysCLOCK PLLs, located in the four corners of the device. There
are eight dedicated clock inputs, two on each side of the device. Figure 2-6 shows the primary clock sources.
CLKOP (GPLL)
ECLK
RELEASE
RST
2-8
CLKDIV
LatticeXP2 Family Data Sheet
÷1
÷2
÷4
÷8
Architecture