LFE3-95EA-6FN672I Lattice, LFE3-95EA-6FN672I Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE3-95EA-6FN672I
Manufacturer Part Number
LFE3-95EA-6FN672I
Description
IC FPGA 92KLUTS 380I/O 672FPBGA
Manufacturer
Lattice
Datasheet
1.LFE3-150EA-7FN672C.pdf
(136 pages)
Specifications of LFE3-95EA-6FN672I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
4526080
Number Of I /o
380
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1095
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-95EA-6FN672I
Manufacturer:
zarlink
Quantity:
1
Company:
Part Number:
LFE3-95EA-6FN672I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Table 2-6. Secondary Clock Regions
Figure 2-15. LatticeECP3-70 and LatticeECP3-95 Secondary Clock Regions
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Region R1C1
Region R2C1
Region R3C1
Region R4C1
Region R5C1
sysIO Bank 0
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Region R1C2
Region R2C2
Region R3C2
Region R4C2
Region R5C2
ECP3-150
ECP3-17
ECP3-35
ECP3-70
ECP3-95
Device
Spine Repeaters
SERDES
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Region R1C3
Region R2C3
Region R3C3
Region R4C3
Region R5C3
Number of Secondary Clock
sysIO Bank 1
2-15
Regions
Vertical Routing Channel
16
16
20
20
36
Regional Boundary
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Secondary Clock
Region R1C4
Region R2C4
Region R3C4
Region R4C4
Region R5C4
LatticeECP3 Family Data Sheet
Regional Boundary
Regional Boundary
EBR Row
EBR Row
Architecture