ICS9250BF-28LFT IDT, Integrated Device Technology Inc, ICS9250BF-28LFT Datasheet
ICS9250BF-28LFT
Specifications of ICS9250BF-28LFT
Related parts for ICS9250BF-28LFT
ICS9250BF-28LFT Summary of contents
Page 1
Integrated Circuit Systems, Inc. Frequency Generator & Integrated Buffers for Celeron & PII/III™ Recommended Application: 810/810E and 815 type chipset. Output Features: • 2 CPU (2.5V) (up to 133MHz achievable through I • 13 SDRAM (3.3V) (up to 133MHz achievable ...
Page 2
ICS9250-28 General Description The ICS9250-28 is part of a two chip clock solution for 810/810E and 815 type chipset. Combined with the ICS9112-17, the ICS9250-28 provides all necessary clock signals for such a system. Spread spectrum may be enabled through ...
Page 3
Power Down Waveform Note 1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all the output clocks are driven Low on their next High to Low tranistiion. 2. Power-up latency <3ms. 3. Waveform shown for ...
Page 4
ICS9250-28 Truth Table ...
Page 5
Byte 0: Control Register (1 = enable disable ...
Page 6
ICS9250-28 Byte 4: Reserved Register (1 = enable disable ...
Page 7
Absolute Maximum Ratings Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 4.6 V I/O Supply Voltage . . . . . . ...
Page 8
ICS9250-28 Electrical Characteristics - CPU 70C 2.5 V +/-5 DDL PARAMETER SYMBOL 1 Output Impedance R DSP2B 1 Output Impedance R DSN2B Output High Voltage V OH2B Output Low Voltage V OL2B ...
Page 9
Electrical Characteristics - IOAPIC 70C 2.5 V +/-5 DDL PARAMETER SYMBOL 1 Output Impedance R DSP4B 1 Output Impedance R DSN4B Output High Voltage V OH4B Output Low Voltage V OL4B I ...
Page 10
ICS9250-28 Electrical Characteristics - PCI 70C 3.3 V +/-5 PARAMETER SYMBOL 1 Output Impedance R DSP1B 1 Output Impedance R DSN1B Output High Voltage V OH1 Output Low Voltage V OL1 ...
Page 11
Electrical Characteristics - 48MHz_1 (Pin 27 70C 3.3 V +/-5 PARAMETER SYMBOL 1 Output Impedance R DSP3B 1 Output Impedance R DSN3B Output High Voltage V OH3 Output Low Voltage V ...
Page 12
ICS9250-28 Group Skews (CPU 66 MHz, SDRAM 100MHz 70º 3.3 V +/-5 CPU & IOAPIC load (lumped pF; PCI, SDRAM, 3V66 load (lumped Refer to ...
Page 13
Group Skews (CPU 133 MHz, SDRAM 133MHz 70º 3.3 V +/-5 CPU & IOAPIC load (lumped pF; PCI, SDRAM, 3V66 load (lumped Refer to Group ...
Page 14
ICS9250-28 0ns CPU 66MHz CPU 100MHz CPU 133MHz SDRAM 100MHz SDRAM 133MHz 3V66MHz PCI 33MHz APIC 33MHz REF 14.318MHz USB 48MHz 10ns 20ns Cycle Repeats Group Offset Waveforms 30ns 40ns ...
Page 15
General I The information in this section assumes familiarity with I For more information, contact ICS for an I How to Write: How to Write: Controller (Host) ICS (Slave/Receiver) Start Bit Address D2 (H) Dummy Command Code Dummy Byte Count ...
Page 16
ICS9250-28 General Layout Precautions: 1) Use a ground plane on the top routing layer of the PCB in all areas not used by traces. 2) Make all power traces and ground traces as wide as the via pad for lower ...
Page 17
Ordering Information ICS9250yF-28-T Example: ICS XXXX PPP - T Designation for tape and reel packaging Pattern Number ( digit number for parts with ROM code patterns) Package Type Revision Designator (will not correlate with datasheet ...