SI5320-H-GL Silicon Laboratories Inc, SI5320-H-GL Datasheet - Page 26

• Manufacturer Part Number: SI5320-H-GL
• Description: IC CLOCK MULT SONET/SDH 63LFBGA
• Manufacturer: Silicon Laboratories Inc

Specifications of SI5320-H-GL

• Input: *
• Output: *
• Frequency - Max: *
• Voltage - Supply: *
• Operating Temperature: *
• Mounting Type: Surface Mount
• Package / Case: 63-LFBGA
• Frequency-max: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Si5320
26
*Note: The LVTLL inputs on the Si5320 device have an internal pulldown mechanism that causes these inputs to default to a
Pin #
H6
H7
H5
H8
A3
A2
logic low state if the input is not driven from an external source.
FRQSEL[0]
FRQSEL[1]
CLKOUT+
CLKOUT–
Pin Name
FEC[0]
FEC[1]
Table 11. Si5320 Pin Descriptions (Continued)
I/O
O
I*
I*
Signal Level
LVTTL
LVTTL
CML
Rev. 2.5
Differential Clock Output.
High frequency clock output. The frequency of the
CLKOUT output is a multiple of the frequency of the
CLKIN input. The input-to-output frequency multipli-
cation factor is set by selecting the clock input range
and the clock output range. The frequency of the
CLKOUT clock output can be in the 19, 155, or
622 MHz range as indicated in Table 3 on page 7.
The clock output frequency is selected using the
FRQSEL[1:0] pins. The clock input frequency is
selected using the INFRQSEL[2:0] pins. An addi-
tional scaling factor of either 255/238 or 238/255
may be selected for FEC operation using the
FEC[1:0] control pins.
Clock Output Frequency Range Select
Select frequency range of the clock output, CLK-
OUT. (See Table 3 on page 7.)
00 = Clock Driver Powerdown.
01 = 19 MHz Frequency Range.
10 = 155 MHz Frequency Range.
11 = 622 MHz Frequency Range.
Forward Error Correction (FEC) Selection.
Enable or disable scaling of the input-to-output fre-
quency multiplication factor for FEC clock rate com-
patibility.
The frequency of the CLKOUT output is a multiple of
the frequency of the CLKIN input. The input-to-out-
put frequency multiplication factor is set by selecting
the clock input range and the clock output range.
The clock output frequency is selected using the
FRQSEL[1:0] pins. The clock input frequency is
selected using the INFRQSEL[2:0] pins. An addi-
tional scaling factor of either 255/238 or 238/255
may be selected for FEC operation using the
FEC[1:0] control pins as indicated below.
00 = No FEC scaling.
01 = 255/238 FEC scaling for all clock outputs.
10 = 238/255 FEC scaling for all clock inputs.
11 = Reserved.
Note: FEC[1:0] must be set to 00 when DBLBW is set
high.
Description