MB15F07SLPFV1-BND-6E1 Fujitsu Semiconductor America Inc, MB15F07SLPFV1-BND-6E1 Datasheet - Page 13
![SYNTHESZR PLL 1.1GHZ DUAL 16SSOP](/photos/6/52/65290/mb15f07slpfv1-bnd-6e1_sml.jpg)
MB15F07SLPFV1-BND-6E1
Manufacturer Part Number
MB15F07SLPFV1-BND-6E1
Description
SYNTHESZR PLL 1.1GHZ DUAL 16SSOP
Manufacturer
Fujitsu Semiconductor America Inc
Type
Clock/Frequency Synthesizer (RF/IF), Prescalerr
Datasheet
1.MB15F07SLPFV1-BND-6E1.pdf
(27 pages)
Specifications of MB15F07SLPFV1-BND-6E1
Pll
Yes
Input
Clock
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
1.1GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SSOP
Frequency-max
1.1GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
865-1003-6
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MB15F07SLPFV1-BND-6E1
Manufacturer:
Fujitsu
Quantity:
3 000
N
otes:
PHASE COMPARATOR OUTPUT WAVEFORM
Phase error detection range = –2 to +2
Pulses on Do
LD output becomes low when phase error is t
LD output becomes high when phase error is t
t
t
t
WU
WU
WU
> 2/fosc: i. e. t
< 4/fosc: i. e. t
fr
fr
fp
fp
LD
(FC bit = High)
D
D
(FC bit = Low)
D
D
and t
LD Output Logic Table
O1
O2
O1
O2
1
2
Locking state/Power saving state
Locking state/Power saving state
Unlocking state
Unlocking state
1
2
/
/
/
/
WL
depend on OSC
1/2
IF-PLL section
signals are output to prevent dead zone.
WU
WL
< 312.5 ns when fosc = 12.8 MHz
> 156.3 ns when fosc = 12.8 MHz
IN
t
WU
input frequency as follows.
Locking state/Power saving state
Unlocking state
Locking state/Power saving state
Unlocking state
WU
WL
or more.
or less and continues to be so for three cycles or more.
t
RF-PLL section
WL
MB15F07SL
LD output
H
L
L
L
13