IDT23S08-4DC8 IDT, Integrated Device Technology Inc, IDT23S08-4DC8 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT23S08-4DC8
Manufacturer Part Number
IDT23S08-4DC8
Description
IC CLK MULT PLL STD DRV 16-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Multiplier, Zero Delay Bufferr
Datasheet
1.IDT23S08-1DC8.pdf
(10 pages)
Specifications of IDT23S08-4DC8
Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:8
Differential - Input:output
No/No
Frequency - Max
133.3MHz
Divider/multiplier
No/Yes
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-SOIC
Frequency-max
133MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
23S08-4DC8
FUNCTION TABLE
NOTE:
1. H = HIGH Voltage Level
AVAILABLE OPTIONS FOR IDT23S08
NOTES:
1. Contact factory for availability.
2. Output phase is indeterminant (0° or 180° from input clock).
SPREAD SPECTRUM COMPATIBLE
off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature
through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.
IDT23S08
3.3V ZERO DELAY CLOCK MULTIPLIER
Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter
L = LOW Voltage Level
IDT23S08-2H
IDT23S08-2H
IDT23S08-1H
IDT23S08-5H
IDT23S08-3
IDT23S08-3
IDT23S08-1
IDT23S08-2
IDT23S08-2
IDT23S08-4
S2
Device
H
H
L
L
(1)
(1)
(1)
(1)
S1
H
H
L
L
(1)
SELECT INPUT DECODING
Bank A or Bank B
Bank A or Bank B
Bank A or Bank B
Bank A or Bank B
Feedback From
Bank A
Bank B
Bank A
Bank B
Bank A
Bank B
Tri-State
CLK A
Driven
Driven
Driven
3
Tri-State
Tri-State
CLK B
Driven
Driven
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Bank A Frequency
2 x Reference
2 x Reference
2 x Reference
4 x Reference
2 x Reference
Reference/2
Reference
Reference
Reference
Reference
Output Source
REF
PLL
PLL
PLL
Reference or Reference
Bank B Frequency
2 x Reference
2 x Reference
Reference/2
Reference/2
Reference/2
Reference
Reference
Reference
Reference
PLL Shut Down
Y
N
Y
N
(2)