SI4122-D-GT Silicon Laboratories Inc, SI4122-D-GT Datasheet - Page 21
![IC SYNTHESIZER RF2/IF 24TSSOP](/photos/6/54/65473/336-24-tssop_sml.jpg)
SI4122-D-GT
Manufacturer Part Number
SI4122-D-GT
Description
IC SYNTHESIZER RF2/IF 24TSSOP
Manufacturer
Silicon Laboratories Inc
Type
Frequency Synthesizerr
Datasheet
1.SI4112-D-GT.pdf
(36 pages)
Specifications of SI4122-D-GT
Number Of Circuits
1
Package / Case
24-TSSOP
Pll
Yes
Input
Clock
Output
Clock
Ratio - Input:output
1:2
Differential - Input:output
No/No
Frequency - Max
1.5GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Frequency-max
1.5GHz
Maximum Input Frequency
62.5 MHz to 1000 MHz
Minimum Input Frequency
2 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
2.7 V to 3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1173
4. Control Registers
Note: Registers 9–15 are reserved. Writes to these registers might result in unpredictable behavior. Registers not listed here
Register Name
15
0
1
2
3
4
5
6
7
8
9
.
.
.
are reserved and should not be written.
Main
Configura-
tion
Phase
Detector
Gain
Powerdown
RF1
N-Divider
RF2
N-Divider
IF N-Divider
RF1
R-Divider
RF2
R-Divider
IF R-Divider
Reserved
Reserved
Bit
17
0
0
0
0
0
0
0
0
Bit
16
0
0
0
0
0
0
0
Bit
15
0
0
0
0
0
0
Bit
14
0
0
0
0
0
0
Table 12. Register Summary
AUXSEL
Bit
13
0
0
0
0
0
[1:0]
Bit
12
0
0
Bit
11
Rev. 1.61
0
0
IFDIV
[1:0]
Bit
10
0
0
Bit
9
0
0
0
N
RF1
N
Bit
0
0
0
8
RF2
[17:0]
N
IF
Bit
[16:0]
7
0
0
0
[15:0]
R
R
Bit
6
0
0
0
R
RF1
RF2
IF
[12:0]
LPWR
[12:0]
[12:0]
Bit
0
5
K
PI
[1:0]
Bit
4
0
0
AUTO
PDB
Bit
K
0
3
P2
[1:0]
AUTO
Si4133
Bit
K
2
0
P
PWR
PDIB
Bit
RF
K
1
P1
[1:0]
PDRB
Bit
0
0
21