DS1021S-25+T&R Maxim Integrated Products, DS1021S-25+T&R Datasheet - Page 8
![DELAY PROG 8-BIT .25NS 16-SOIC](/photos/5/17/51709/175-16-soic_w__sml.jpg)
DS1021S-25+T&R
Manufacturer Part Number
DS1021S-25+T&R
Description
DELAY PROG 8-BIT .25NS 16-SOIC
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1021S-25.pdf
(9 pages)
Specifications of DS1021S-25+T&R
Number Of Taps/steps
256
Function
Programmable
Delay To 1st Tap
10nS
Tap Increment
0.25nS
Available Total Delays
73.75ns
Voltage - Supply
4.75 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.300", 7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Independent Delays
-
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
t
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
t
input pulse.
t
input pulse.
t
pulse and the 1.5V point on the leading edge of the corresponding output pulse.
t
pulse and the 1.5V point on the trailing edge of the output pulse.
TIMING DIAGRAM: NON-LATCHED PARALLEL MODE (S = 1, E = 1) Figure 6
TIMING DIAGRAM: LATCHED PARALLEL MODE (S=1) Figure 7
WI
RISE
FALL
PLH
PHL
(Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
(Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
(Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
(Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
(Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
8 of 9