M48T59Y-70PC1 STMicroelectronics, M48T59Y-70PC1 Datasheet

IC TIMEKPR NVRAM 64KBIT 5V 28-DI

M48T59Y-70PC1

Manufacturer Part Number
M48T59Y-70PC1
Description
IC TIMEKPR NVRAM 64KBIT 5V 28-DI
Manufacturer
STMicroelectronics
Series
Timekeeper®r
Type
Clock/Calendar/NVSRAMr
Datasheet

Specifications of M48T59Y-70PC1

Memory Size
64K (8K x 8)
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
28-DIP Module (600 mil), 28-EDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2862-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M48T59Y-70PC1
Manufacturer:
LATTICE
Quantity:
1 300
Part Number:
M48T59Y-70PC1
Manufacturer:
MOT
Quantity:
650
Part Number:
M48T59Y-70PC1
Manufacturer:
ST
0
Part Number:
M48T59Y-70PC1
Manufacturer:
ST
Quantity:
20 000
Part Number:
M48T59Y-70PC1
Manufacturer:
ST
Quantity:
4 009
Part Number:
M48T59Y-70PC10
Manufacturer:
JRC
Quantity:
2 000
Part Number:
M48T59Y-70PC10
Manufacturer:
ST
0
Part Number:
M48T59Y-70PC1D
Manufacturer:
MT
Quantity:
5 530
Part Number:
M48T59Y-70PC1D
Manufacturer:
ST
0
Part Number:
M48T59Y-70PC1D
Manufacturer:
ST
Quantity:
13 766
Part Number:
M48T59Y-70PC1DS
Quantity:
110
Part Number:
M48T59Y-70PC1DS
Manufacturer:
ST
Quantity:
1 945
Part Number:
M48T59Y-70PC1DS
Manufacturer:
ST
Quantity:
20 000
Part Number:
M48T59Y-70PC1U
Manufacturer:
ST
Quantity:
5 530
Features
a. Contact local ST sales office for availability of 3.3 V
April 2008
This is information on a product still in production but not recommended for new designs.
Integrated ultra low power SRAM, real-time
clock, power-fail control circuit, and battery
Frequency test output for real-time clock
software calibration
Automatic power-fail chip deselect and WRITE
protection
WRITE protect voltages
(V
– M48T59: V
– M48T59Y: V
– M48T59V
Self-contained battery and crystal in the
CAPHAT™ DIP package
Packaging includes a 28-lead SOIC and
SNAPHAT
SOIC package provides direct connection for a
SNAPHAT top which contains the battery and
crystal
Microprocessor power-on reset (valid even
during battery back-up mode)
Programmable alarm output active in the
battery back-up mode
Battery low flag
RoHS compliant
– Lead-free second level interconnect
version.
PFD
4.5 V
4.2 V
2.7 V
= Power-fail deselect voltage):
®
V
V
V
PFD
PFD
PFD
top (to be ordered separately)
(a)
CC
: V
CC
5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER
= 4.75 to 5.5 V
CC
3.0 V
4.75 V
4.5 V
= 4.5 to 5.5 V
= 3.0 to 3.6 V
Rev 7
M48T59Y, M48T59V
28
28
SNAPHAT (SH)
PCDIP28 (PC)
battery/crystal
battery/crystal
SOH28 (MH)
1
CAPHAT
1
Not For New Design
M48T59
®
SRAM
www.st.com
1/32
1

Related parts for M48T59Y-70PC1

M48T59Y-70PC1 Summary of contents

Page 1

... Frequency test output for real-time clock software calibration ■ Automatic power-fail chip deselect and WRITE protection ■ WRITE protect voltages (V = Power-fail deselect voltage): PFD – M48T59 4. 4.75 V PFD – M48T59Y 4 4.5 V PFD (a) – M48T59V : V = 3 3.0 V PFD ■ ...

Page 2

Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 3

List of tables Table 1. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

... Do not place the SNAPHAT battery/crystal top in conductive foam, as this will drain the lithium button-cell battery. Figure 1. Logic diagram ® RAM non-volatile static RAM and real-time ® housing containing the battery and crystal. The A0-A12 M48T59 W M48T59Y M48T59V Table 19 on page 30). DQ0-DQ7 IRQ/FT RST AI01380E 5/32 ...

Page 6

... Supply voltage Ground RST 1 28 A12 M48T59Y M48T59V DQ0 11 18 DQ1 12 17 DQ2 AI01382E RST A12 IRQ/ A11 M48T59 A10 M48T59Y DQ7 DQ0 11 18 DQ6 DQ1 12 17 DQ5 DQ2 13 16 DQ4 DQ3 AI01381D IRQ/ A11 G A10 E DQ7 DQ6 DQ5 DQ4 DQ3 ...

Page 7

Figure 4. Block diagram OSCILLATOR AND CLOCK CHAIN 32,768 Hz CRYSTAL LITHIUM CELL VOLTAGE SENSE SWITCHING V CC IRQ/FT POWER V PFD AND CIRCUITRY RST BiPORT SRAM ARRAY A0-A12 DQ0-DQ7 8176 x 8 SRAM ARRAY E W ...

Page 8

Operation modes As Figure 4 on page 7 oscillator of the M48T59/Y/V are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes ...

Page 9

The state of the eight three-state Data I/O signals is controlled by E and G. If the outputs are activated before t AVQV the Address Inputs are changed while E and G remain active, output data will remain valid for ...

Page 10

Write mode The M48T59/Y the WRITE Mode whenever W and E are low. The start of a WRITE is referenced from the latter occurring falling edge WRITE is terminated by the earlier ...

Page 11

Table 4. Write mode AC characteristics Symbol t WRITE cycle time AVAV t Address valid to WRITE enable low AVWL t Address valid to chip enable low AVEL t WRITE enable pulse width WLWH t Chip enable low to chip ...

Page 12

... The STOP Bit is the MSB of the seconds register. Setting '1' stops the oscillator. The M48T59/Y/V in the DIP package is shipped from STMicroelectronics with the STOP Bit set to a '1.' When reset to a '0,' the M48T59/Y/V oscillator starts within one second ...

Page 13

Table 5. Register map Address 1FFFh 10 Years 1FFEh 1FFDh date 1FFCh 0 FT CEB 1FFBh hours 1FFAh 0 10 minutes 1FF9h ST 10 seconds 1FF8h W R ...

Page 14

Calibrating the clock The M48T59/Y/V is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 PPM (parts per million) oscillator frequency error at 25°C, which equates to about ...

Page 15

Figure 8. Crystal accuracy across temperature Frequency (ppm –20 –40 –60 –80 –100 –120 –140 –160 –40 –30 –20 Figure 9. Clock calibration NORMAL POSITIVE CALIBRATION NEGATIVE CALIBRATION 3.5 Setting the alarm clock Registers 1FF5h-1FF2h contain the alarm ...

Page 16

IRQ/FT pin. To disable the alarm, write '0' to the Alarm Date Register and RPT1-4. The Alarm Flag and the IRQ/FT output are cleared by a READ to the Flags Register as shown in Register is ...

Page 17

Figure 11. Back-up mode alarm waveforms PFD (max) V PFD (min ABE, AFE bit in Interrupt Register AF bit in Flags Register IRQ/FT 3.6 Watchdog timer The watchdog timer can be used to detect an ...

Page 18

Power-on reset The M48T59/Y/V continuously monitors V point, the RST pulls low (open drain) and remains low on power-up for t V (max). RST is valid for all V PFD appropriate resistor to V 3.8 Programmable interrupts The M48T59/Y/V ...

Page 19

Century bit Bit D5 and D4 of Clock Register 1FFCh contain the CENTURY ENABLE Bit (CEB) and the CENTURY Bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from ...

Page 20

Figure 12. Supply voltage protection 20/ 0.1 F DEVICE V SS AI02169 ...

Page 21

... Caution: Negative undershoots below –0.3 V are not allowed on any pin while in the Battery Back-up mode. Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets. Parameter off, oscillator off) CC M48T59/M48T59Y M48T59V Value Unit °C – °C 260 ° ...

Page 22

... Effective capacitance measured with power supply sampled only, not 100% tested 25° MHz. 3. Outputs deselected. 22/32 M48T59 ) 4. 100 1.5 645 DEVICE UNDER TEST 100pF C L includes JIG capacitance (1)(2) Parameters Table M48T59Y M48T59V 4.5 to 5.5 3 100 1.5 1.5 (1) 1.75V AI02325 Min Max Unit ...

Page 23

Table 11. DC characteristics Symbol Parameter I Input leakage current LI (2) I Output leakage current LO I Supply current CC I Supply current (standby) TTL CC1 I Supply current (standby) CMOS CC2 V Input low voltage IL V Input ...

Page 24

... CC (min) V rise time PFD 70° (min) fall time of less than t may result in deselection/write protection not occurring F passes V (min). PFD may cause corruption of RAM data. FB (1)(2) Parameter M48T59 M48T59Y M48T59V M48T59/Y M48T59V = 0 to 70° Min Max Unit 0 300 200 = 4.5 to 5.5 V, 4. 3.0 to 3.6 V ...

Page 25

Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner ...

Page 26

Figure 16. SOH28 – 28-lead plastic small outline, battery SNAPHAT, package outline B Note: Drawing is not to scale. Table 15. SOH28 – 28-lead plastic small outline, battery SNAPHAT, pack. mech. data Symb Typ ...

Page 27

Figure 17. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package outline Note: Drawing is not to scale. Table 16. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package mech. data Symb Typ ...

Page 28

Figure 18. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline Note: Drawing is not to scale. Table 17. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package mech. data Symb Typ ...

Page 29

Part numbering Table 18. Ordering information scheme Example: Device type M48T Supply voltage and write protect voltage ( 4. 59Y = V = 4 (2) ...

Page 30

Table 19. SNAPHAT battery table Part number M4T28-BR12SH1 M4T32-BR12SHx 30/32 Description Lithium battery (48mAh) SNAPHAT Lithium battery (120mAh) SNAPHAT Package SH SH ...

Page 31

Revision history Table 20. Document revision history Date Revision Oct-1999 22-Mar-2000 13-Jul-2000 14-May-2001 31-Jul-2001 06-Aug-2001 20-May-2002 07-Aug-2002 01-Apr-2003 02-Apr-2004 25-Nov-2004 01-Apr-2008 1.0 First Issue 1.1 Century Bit Paragraph added; t 2.0 From Preliminary Data to Data Sheet Reformatted, Ind. ...

Page 32

... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords