MM58167BN National Semiconductor, MM58167BN Datasheet - Page 3
![IC MPU REAL TIME CLK 24 DIP](/photos/6/58/65884/14-24-dip_sml.jpg)
MM58167BN
Manufacturer Part Number
MM58167BN
Description
IC MPU REAL TIME CLK 24 DIP
Manufacturer
National Semiconductor
Type
Clock/Calendarr
Datasheet
1.MM58167BN.pdf
(10 pages)
Specifications of MM58167BN
Memory Size
7B
Time Format
HH:MM:SS:hh:mm (24 hr)
Date Format
MM-DD-dd
Interface
Parallel
Voltage - Supply
2.2 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
24-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*MM58167BN
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MM58167BN
Manufacturer:
NS
Quantity:
2 070
Company:
Part Number:
MM58167BN
Manufacturer:
NS
Quantity:
2 070
Company:
Part Number:
MM58167BN
Manufacturer:
NSC
Quantity:
5 510
Company:
Part Number:
MM58167BN
Manufacturer:
PMI
Quantity:
5 510
Company:
Part Number:
MM58167BN-T
Manufacturer:
NSC
Quantity:
5 510
Milliseconds
Hundredths and Tenths Sec
Seconds
Minutes
Hours
Day of the Week
Day of the Month
Month
Functional Description
Real Time Counter
The real time counter is divided into 4-bit digits with 2 digits
being accessed during any read or write cycle Each digit
represents a BCD number and is defined in Table I Any
unused bits are held at a logical zero during a read and
ignored during a write An unused bit is any bit not neces-
sary to provide a full BCD number For example tens of
hours cannot legally exceed the number 2 thus only 2 bits
are necessary to define the tens of hours The other 2 bits in
the tens of hours digit are unused The unused bits are des-
ignated in Table I as dashes
The addressable portion of the counter is from milliseconds
to months The counter itself is a ripple counter The ripple
delay is less than 60 s above 4 5V and 300 s at 2 2V
RAM
56 bits of RAM are contained on-chip These can be used
for any necessary power down storage or as an alarm latch
for comparison to the real time counter The data in the
RAM can be compared to the real time counter on a digit
basis The only digits that are not compared are the unit ten
thousandths of seconds and tens of days of the week
(these are unused in the real time counter) If the two most
significant bits of any RAM digit are ones then this RAM
location will always compare The rule of thumb for an
‘‘alarm’’ interrupt is All nibbles of higher order than speci-
fied are set to C hex (always compare) All nibbles lower
than specified are set to ‘‘zero’’ As an example if an alarm
is to occur everyday at 10 15 a m configure the bits in RAM
as shown in Table II
The RAM is formatted the same as the real time counter 4
bits per digit 14 digits however there are no unused bits
( ) indicates unused bits
Counter Addressed
(00
(01
(02
(03
(04
(05
(06
(07
H
H
H
H
H
H
H
H
)
)
)
)
)
)
)
)
D0
D0
D0
D0
D0
D0
D0
D0
TABLE I Real Time Counter Format
D1
D1
D1
D1
D1
D1
D1
D1
Units
D2
D2
D2
D2
D2
D2
D2
D2
3
ure 1 ) Once one or more bits have been set in the interrupt
The unused bits in the real time counter will compare only to
zeros in the RAM
An address map is shown in Table III
Interrupts and Comparator
There are two interrupt outputs The first is the INTERRUPT
OUTPUT (a true high signal) This output can be pro-
grammed to provide 8 different output signals They are
10 Hz once per second once per minute once per hour
once a day once a week once a month and when a RAM
real time counter comparison occurs To enable the output
a one is written into the interrupt control register at the bit
location corresponding to the desired output frequency ( Fig-
control register the corresponding counter’s rollover to its
reset state will clock the interrupt status register and cause
the interrupt output to go high To reset the interrupt and to
identify which frequency caused the interrupt the interrupt
status register is read Reading this register places the con-
tents of the status register on the data bus The interrupting
frequency will be identified by a one in the respective bit
position Removing the read will reset the interrupt
The second interrupt is the STANDBY INTERRUPT (open
drain output active low) This interrupt occurs when enabled
and when a RAM real time counter comparison occurs The
STANDBY INTERRUPT is enabled by writing a one on the
D0 line at address 16
D0 line This interrupt is not triggered by the edge of the
compare signal but rather by the level Thus if the compare
is enabled when the STANDBY INTERRUPT is enabled the
interrupt will turn on immediately
D3
D3
D3
D3
D3
D3
D3
Code
BCD
Max
0
9
9
9
9
7
9
9
D4
D4
D4
D4
D4
D4
D4
D4
H
or disabled by writing a zero on the
D5
D5
D5
D5
D5
D5
D5
Tens
D6
D6
D6
D6
D6
D7
D7
D7
Code
BCD
Max
9
9
5
5
2
0
3
1