AD73311AR-REEL Analog Devices Inc, AD73311AR-REEL Datasheet - Page 7
![IC ANALOG FRONT END 20-SOIC T/R](/photos/6/50/65038/505-20-soic_sml.jpg)
AD73311AR-REEL
Manufacturer Part Number
AD73311AR-REEL
Description
IC ANALOG FRONT END 20-SOIC T/R
Manufacturer
Analog Devices Inc
Datasheet
1.AD73311ARZ.pdf
(36 pages)
Specifications of AD73311AR-REEL
Rohs Status
RoHS non-compliant
Number Of Bits
16
Number Of Channels
2
Power (watts)
50mW
Voltage - Supply, Analog
3V
Voltage - Supply, Digital
3V
Package / Case
20-SOIC (7.5mm Width)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD73311AR-REEL
Manufacturer:
AD
Quantity:
4 960
TIMING CHARACTERISTICS
Parameter
Clock Signals
Serial Port
t
t
t
t
t
t
t
t
t
t
t
t
t
1
2
3
4
5
6
7
8
9
10
11
12
13
t
2
Limit at
T
61
24.4
24.4
t
0.4 × t
0.4 × t
20
0
10
10
10
10
30
1
t
1
A
= –40 C to +85 C
SCLK
1
1
MCLK
t
3
(AVDD = +5 V
otherwise noted)
*
t
13
*
SCLK IS INDIVIDUALLY PROGRAMMABLE
IN FREQUENCY (MCLK/4 SHOWN HERE).
t
1
10%; DVDD = +5 V
t
5
t
4
t
2
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns typ
ns typ
ns typ
ns typ
ns typ
ns typ
ns typ
t
6
10%; AGND = DGND = 0 V; T
TO OUTPUT
t
3
PIN
15pF
C
Description
See Figure 1
MCLK Period
MCLK Width High
MCLK Width Low
See Figures 3 and 4
SCLK Period
SCLK Width High
SCLK Width Low
SDI/SDIFS Setup Before SCLK Low
SDI/SDIFS Hold After SCLK Low
SDOFS Delay from SCLK High
SDOFS Hold After SCLK High
SDO Hold After SCLK High
SDO Delay from SCLK High
SCLK Delay from MCLK
L
100 A
100 A
A
= T
I
I
OH
OL
MlN
to T
AD73311
MAX
+2.1V
, unless