AD9876ABST Analog Devices Inc, AD9876ABST Datasheet - Page 18

• Manufacturer Part Number: AD9876ABST
• Description: IC 12BIT MODEM MXFE 48-LQFP
• Manufacturer: Analog Devices Inc

Specifications of AD9876ABST

• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Number Of Channels: 1
• Power (watts): 950mW
• Voltage - Supply, Analog: 3.3V
• Voltage - Supply, Digital: 3.3V
• Package / Case: 48-LQFP
• Main Category: Single Chip
• Sub-category: Converter
• Power Supply Type: Analog/Digital
• Operating Supply Voltage (typ): 3.3V
• Package Type: LQFP
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Supply Current: 262mA
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Pin Count: 48
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Not Compliant

AD9876
AGC TIMING CONSIDERATIONS
When implementing the AGC timing loop, it is important to
consider the delay and settling time of the Rx path in response
to a change in gain. Figure 4 shows the delay the receive signal
experiences through the blocks of the Rx path. Whether the gain
is programmed through the serial port or over the Tx [5:0] pins,
the gain takes effect immediately with the delays shown below.
When gain changes do not involve the CPGA, the new gain will
be evident in samples after seven ADC clock cycles. When the
gain change does involve the CPGA, it takes an additional 45 ns
to 70 ns due to the propagation delays of the buffer, LPF and
PGA. Table V, details the PGA programming map.
Transmit Port Timing
The AD9876 transmit port consists of a 6-bit databus Tx [5:0],
a clock, and a Tx SYNC signal. Two consecutive nibbles of the
Tx data are multiplexed together to form a 12-bit data-word.
The clock appearing on the CLK-A pin is a buffered version of
the internal Tx data sampling clock. Data from the Tx port is
read on the rising edge of this sampling clock. The Tx SYNC
signal is used to indicate to which word a nibble belongs. The
first nibble of every word is read while Tx SYNC is low, the
second nibble of that same word is read on the following Tx
SYNC high level. The timing is illustrated in the Figure 5.
The Tx Port is highly configurable and offers the following options.
Negative edge sampling can be chosen by two different methods;
either by setting the Tx Port Negative Edge Sampling Bit (Reg-
ister 3, Bit 7) or the Invert CLK-A Bit (Register 8, Bit 6). The
main difference between the two methods is that setting Register
3, Bit 7 inverts the internal sampling clock and will affect only
the transmit path, even if CLK-A is used to clock the Rx
data. However, inverting CLK-A would affect both the Rx and
Tx paths if they both use CLK-A.
The first nibble of each word can be read in as the least significant
nibble by setting the Tx LS Nibble First Bit (Register 7, Bit 2).
Tx SYNC
Tx [5:0]
CLK-A
DIGITAL
CYCLE
1 CLK
HPF
Figure 5. Transmit Timing Diagram AD9876
Tx 0 LSB Tx 1 MSB
CYCLE
5 CLK
ADC
Figure 4. AGC Timing
Tx 1 LSB Tx 2 MSB
1/2 CLK
CYCLE
REGISTER
t
SHA
SU
GAIN
t
HD
BUFFER
5ns
10ns
DECODE
LOGIC
Tx 2 LSB Tx 3 MSB
25ns or 50ns
LPF
PGA
10ns
–18–
Also, the Tx path can be used in a Reduced Resolution Mode
by setting the Tx Port Multiplexer Bypass Bit (Register 7, Bit
0). In this mode, the Tx data-word becomes six bits and is read
in a single cycle. The clocking modes are the same as described
above, but the level of Tx SYNC is irrelevant.
If Tx SYNC is low for more than one clock cycle, the last trans-
mit data will read continuously until Tx SYNC is brought high
for the second nibble of a new transmit word. This feature can
be used to “flush” the interpolator filters with zeros.
PGA Adjust Timing
In addition to the serial port, the Tx [5:1] pins can be used to
write to the Rx Path Gain Adjust Bits (Register 6, Bits 4:0).
This provides a faster way to update the PGA gain. A high level
on the GAIN pin with Tx SYNC low programs the PGA setting
on either the rising edge or falling edge of CLK-A. The GAIN
pin must be held high, Tx SYNC must be held low, and GAIN
data must be stable for three clock cycles to successfully update
the PGA GAIN value. A low level on the GAIN pin enables data
to be fed to the interpolator and DAC.
Receive Port Timing
The AD9876 receives port consists of a six bit databus Rx [5:0],
a clock, and an Rx SYNC signal. Two consecutive nibbles of the
Rx data are multiplexed together to form a 10-/12-bit data-word.
The Rx data is valid on the rising edge of CLK-A when the
ADC Clock Source PLL-B/2 Bit (Register 3, Bit 6) is set to 0.
The Rx SYNC signal is used to indicate to which word a nibble
belongs. The first nibble of every word is transmitted while Rx
SYNC is low, the second nibble of that same word is transmit-
ted on the following Rx SYNC high level. When Rx SYNC is
low, the sampled nibble is read as the most significant nibble.
When the Rx SYNC is high, the sampled nibble is read as the
least significant nibble. The timing is illustrated in Figure 7.
The Rx Port is highly configurable and offers the following
options.
Negative edge sampling can be chosen by setting the Invert
CLK-A Bit (Register 8, Bit 6) or the Invert CLK-B Bit (Register
8, Bit 7), depending on the clock selected as the ADC sampling
CLK-A/-B
Rx SYNC
Tx SYNC
Rx [5:0]
Tx [5:0]
CLK-A
GAIN
Figure 7. Receive Timing Diagram
Rx 0 LSB Rx 1 MSB
Figure 6. GAIN Programming
t
VT
Rx 1 LSB Rx 2 MSB
t
SU
GAIN
t
HT
Rx 2 LSB
t
HD
Rx 3 MSB
REV. A