AD9203ARUZ Analog Devices Inc, AD9203ARUZ Datasheet - Page 7

no-image

AD9203ARUZ

Manufacturer Part Number
AD9203ARUZ
Description
IC ADC 10BIT 40MSPS 3V 28-TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9203ARUZ

Data Interface
Parallel
Number Of Bits
10
Sampling Rate (per Second)
40M
Number Of Converters
5
Power Dissipation (max)
108mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP (0.173", 4.40mm Width)
Resolution (bits)
10bit
Sampling Rate
40MSPS
Input Channel Type
Differential, Single Ended
Supply Voltage Range - Analog
2.7V To 3.6V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9203ARUZ
Manufacturer:
ADI
Quantity:
36
Part Number:
AD9203ARUZ
Manufacturer:
ADI/PBF
Quantity:
28
Part Number:
AD9203ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9203ARUZRL7
Manufacturer:
AD
Quantity:
858
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI
Quantity:
2 050
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TERMINOLOGY
Integral Nonlinearity Error (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive full
scale. The point used as negative full scale occurs 1/2 LSB
before the first code transition. Positive full scale is defined as a
level 1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular code to the true
straight line.
Differential Nonlinearity Error (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to 10-bit resolution indicates that all 1024
codes respectively, must be present over all operating ranges.
Signal-To-Noise and Distortion (S/N+D, SINAD) Ratio
S/N+D is the ratio of the rms value of the measured input signal
to the rms sum of all other spectral components below the
Nyquist frequency, including harmonics but excluding dc. The
value for S/N+D is expressed in decibels.
Effective Number of Bits (ENOB)
For a sine wave, SINAD can be expressed in terms of the
number of bits. Using the following formula,
it is possible to get a measure of performance expressed as N,
the effective number of bits.
Thus, effective number of bits for a device for sine wave inputs
at a given input frequency can be calculated directly from its
measured SINAD.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic
components to the rms value of the measured input signal and
is expressed as a percentage or in decibels.
N = (SINAD – 1.76)/6.02
Rev. B | Page 7 of 28
Signal-To-Noise Ratio (SNR)
SNR is the ratio of the rms value of the measured input signal to
the rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in decibels.
Spurious-Free Dynamic Range (SFDR)
The difference in dB between the rms amplitude of the input
signal and the peak spurious signal.
Offset Error
First transition should occur for an analog value 1/2 LSB above
negative full scale. Offset error is defined as the deviation of the
actual transition from that point.
Gain Error
The first code transition should occur at an analog value 1/2
LSB above negative full scale. The last transition should occur
for an analog value 1 1/2 LSB below the positive full scale. Gain
error is the deviation of the actual difference between first and
last code transitions and the ideal difference between first and
last code transitions.
Power Supply Rejection
The specification shows the maximum change in full scale from
the value with the supply at the minimum limit to the value
with the supply at its maximum limit.
Aperture Jitter
Aperture jitter is the variation in aperture delay for successive
samples and is manifested as noise on the input to the A/D.
Aperture Delay
Aperture delay is a measure of the sample-and-hold amplifier
(SHA) performance and is measured from the rising edge of the
clock input to when the input signal is held for conversion.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided on every rising edge.
AD9203

Related parts for AD9203ARUZ