MAX11608EEE+ Maxim Integrated Products, MAX11608EEE+ Datasheet
![IC ADC SERIAL 10BIT 8CH 16-QSOP](/photos/6/61/66127/175-16-qsop_sml.jpg)
MAX11608EEE+
Specifications of MAX11608EEE+
Related parts for MAX11608EEE+
MAX11608EEE+ Summary of contents
Page 1
... Power-Down Mode o Software-Configurable Unipolar/Bipolar PART MAX11606EUA+ MAX11607EUA+ MAX11607EWC+* MAX11608EEE+ MAX11609EEE+ MAX11610EEE+ MAX11611EEE+ + Denotes a lead(Pb)-free/RoHs-compliant package. * Future product—contact factory for availability. Pin Configurations, Typical Operating Circuit, and Selector Guide appear at end of data sheet. 2 ...
Page 2
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages ABSOLUTE MAXIMUM RATINGS V to GND ..............................................................-0.3V to +6V DD AIN0–AIN11, REF to GND ............-0.3V to the lower of (V SDA, SCL to GND.....................................................-0.3V to +6V Maximum Current into Any Pin .........................................±50mA ...
Page 3
ADCs in Ultra-Small Packages ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.6V (MAX11607/MAX11609/MAX11611 (MAX11607/MAX11609/MAX11611), V REF wise noted. Typical values are +25°C. See Tables 1–5 for programming notation.) (Note 1) A PARAMETER SYMBOL Internal ...
Page 4
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.6V (MAX11607/MAX11609/MAX11611 (MAX11607/MAX11609/MAX11611), V REF wise noted. Typical values are +25°C. See Tables 1–5 for programming notation.) (Note 1) A ...
Page 5
ADCs in Ultra-Small Packages TIMING CHARACTERISTICS (Figure 1) (continued 2.7V to 3.6V (MAX11607/MAX11609/MAX11611 (MAX11607/MAX11609/MAX11611), V REF wise noted. Typical values are +25°C. See Tables 1–5 for programming notation.) (Note 1) A PARAMETER ...
Page 6
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages (V = 3.3V (MAX11607/MAX11609/MAX11611 94.4ksps, single-ended, unipolar, T SAMPLE DIFFERENTIAL NONLINEARITY vs. DIGITAL CODE 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 0 200 400 600 800 1000 DIGITAL ...
Page 7
ADCs in Ultra-Small Packages (V = 3.3V (MAX11607/MAX11609/MAX11611 94.4ksps, single-ended, unipolar, T SAMPLE INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE 1.0010 NORMALIZED TO REFERENCE VALUE 1.0008 T = +25°C A 1.0006 MAX11610/MAX11608/MAX11606 1.0004 1.0002 1.0000 0.9998 0.9996 ...
Page 8
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages PIN MAX11606 MAX11608 MAX11607 MAX11609 µMAX WLP A1, A2 — — 8–12 — — — — — — 1 — — — 5 ...
Page 9
ADCs in Ultra-Small Packages SDA SCL V DD GND AIN0 AIN1 AIN2 AIN3 AIN4 AIN5 AIN6 AIN7 AIN8 AIN9 AIN10 AIN11/REF Figure 2. MAX11610/MAX11611 Functional Diagram SDA I OH Figure 3. Load Circuit Detailed Description ...
Page 10
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages signal. At the end of the acquisition interval, the T/H switches move to the hold position retaining the charge stable sample of the input signal. T/H During the ...
Page 11
ADCs in Ultra-Small Packages swing from (V - 0.3V GND DD ing damage to the device. For accurate conversions the inputs must not go more than 50mV below V above Single-Ended/Differential Input The SGL/DIF ...
Page 12
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages DEVICE MAX11606/MAX11607 MAX11608/MAX11609 MAX11610/MAX11611 MAX11606/MAX11607 S 0 SDA 1 SCL Figure 7. MAX11606/MAX11607 Slave Address Byte A bus master initiates communication with a slave device by issuing a START condition followed by ...
Page 13
ADCs in Ultra-Small Packages Configuration/Setup Bytes (Write Cycle) A write cycle begins with the bus master issuing a START condition followed by seven address bits (Figure 7) and a write bit (R/W = 0). If the address byte is ...
Page 14
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages Table 2. Configuration Byte Format BIT 7 BIT 6 BIT 5 (MSB) REG SCAN1 SCAN0 BIT NAME 7 REG Register bit. 1= setup byte (see Table 1 configuration byte. 6 ...
Page 15
ADCs in Ultra-Small Packages Table 4. Channel Selection in Differential Mode (SGL/DIF = CS3 CS2 CS1 CS0 AIN0 ...
Page 16
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages MASTER TO SLAVE SLAVE TO MASTER A. SINGLE CONVERSION WITH INTERNAL CLOCK SLAVE ADDRESS R A CLOCK STRETCH RESULT 2 MSBs t ACQ t CONV B. ...
Page 17
ADCs in Ultra-Small Packages Table 5. Scanning Configuration SCAN1 SCAN0 Scans up from AIN0 to the input selected by CS3–CS0. When CS3–CS0 exceeds 1011, the scanning stops AIN11. When AIN_/REF is set REF ...
Page 18
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages Table 6. Reference Voltage, AIN_/REF, and REF Format SEL2 SEL1 SEL0 Don’t ...
Page 19
ADCs in Ultra-Small Packages OUTPUT CODE REF 011 . . . 111 2 011 . . . 110 REF - 000 . . . 010 V REF 000 . . ...
Page 20
Low-Power, 4-/8-/12-Channel, I 10-Bit ADCs in Ultra-Small Packages Aperture delay ( the time between the falling AD edge of the sampling clock and the instant when an actual sample is taken. Signal-to-Noise Ratio For a waveform perfectly reconstructed ...
Page 21
ADCs in Ultra-Small Packages Pin Configurations TOP VIEW + AIN0 1 AIN1 2 MAX11606 MAX11607 AIN2 3 AIN3/REF 4 µMAX + (REF) AIN11/REF 1 16 (N.C.) AIN10 2 15 (N.C.) AIN9 3 14 MAX11608– 4 (N.C.) AIN8 13 MAX11611 ...
Page 22
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 22 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2011 Maxim Integrated Products ...