AD9233BCPZ-125 Analog Devices Inc, AD9233BCPZ-125 Datasheet - Page 28

IC ADC 12BIT 80/105/125 48-LFCSP

AD9233BCPZ-125

Manufacturer Part Number
AD9233BCPZ-125
Description
IC ADC 12BIT 80/105/125 48-LFCSP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9233BCPZ-125

Data Interface
Serial, SPI™
Number Of Bits
12
Sampling Rate (per Second)
125M
Number Of Converters
3
Power Dissipation (max)
425mW
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN, CSP Exposed Pad
Resolution (bits)
12bit
Sampling Rate
125MSPS
Input Channel Type
Differential, Single Ended
Supply Voltage Range - Analog
1.7V To 1.9V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9233-125EBZ - BOARD EVALUATION FOR AD9233
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9233BCPZ-125
Manufacturer:
FSC
Quantity:
9 440
Part Number:
AD9233BCPZ-125
Manufacturer:
ADI
Quantity:
455
Part Number:
AD9233BCPZ-125
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9233
EVALUATION BOARD
The AD9233 evaluation board provides all of the support
circuitry required to operate the ADC in its various modes and
configurations. The converter can be driven differentially
through a double balun configuration (default) or through the
AD8352
single-ended fashion. Separate power pins are provided to
isolate the DUT from the
configuration can be selected by proper connection of various
components. Figure 59 shows the typical bench characterization
setup used to evaluate the ac performance of the AD9233.
It is critical that the signal sources used for the analog input and
clock have very low phase noise (<1 ps rms jitter) to realize the
optimum performance of the converter. Proper filtering of the
analog input signal to remove harmonics and lower the inte-
grated or broadband noise at the input is also necessary to achieve
the specified noise performance.
See Figure 60 to Figure 70 for the complete schematics and
layout diagrams that demonstrate the routing and grounding
techniques that should be applied at the system level.
POWER SUPPLIES
This evaluation board comes with a wall-mountable switching
power supply that provides a 6 V, 2 A maximum output. Simply
connect the supply to the rated 100 V ac to 240 V ac wall outlet
at 47 Hz to 63 Hz. The other end is a 2.1 mm inner diameter
jack that connects to the PCB at P500. Once on the PC board,
the 6 V supply is fused and conditioned before connecting to
five low dropout linear regulators that supply the proper bias to
each of the various sections on the board. When operating the
evaluation board in a nondefault condition, L501, L503, L504,
L508, and L509 can be removed to disconnect the switching
power supply. This enables the user to bias each section of the
board independently. Use P501 to connect a different supply for
each section.
differential driver. The ADC can also be driven in a
WALL OUTLET
100V TO 240V AC
47Hz TO 63Hz
ROHDE & SCHWARZ,
ROHDE & SCHWARZ,
2V p-p SIGNAL
2V p-p SIGNAL
SYNTHESIZER
SYNTHESIZER
SMHU,
SMHU,
SWITCHING
POWER
SUPPLY
AD8352
BAND-PASS
FILTER
2A MAX
6V DC
drive circuitry. Each input
AIN
CLK
5.0V
+
Figure 59. Evaluation Board Connection
1.8V
EVALUATION BOARD
+
Rev. A | Page 28 of 44
AD9233
2.5V
+
3.3V
Although at least one 1.8 V supply is needed with a 1 A current
capability for AVDD_DUT and DRVDD_DUT, it is recom-
mended that separate supplies be used for analog and digital.
To operate the evaluation board using the
separate 5.0 V analog supply is needed. The 5.0 V supply, or
AMP_VDD, should have a 1 A current capability. To operate
the evaluation board using the alternate SPI options, a separate
3.3 V analog supply is needed in addition to the other supplies.
The 3.3 V supply (AVDD_3.3V) should have a 1 A current
capability as well. Solder Jumpers J501, J502, and J505 allow the
user to combine these supplies. See Figure 64 for more details.
INPUT SIGNALS
When connecting the clock and analog source, use clean signal
generators with low phase noise, such as Rohde & Schwarz SMHU
or Agilent HP8644 signal generators or the equivalent. Use one
meter long, shielded, RG-58, 50 Ω coaxial cables for making
connections to the evaluation board. Enter the desired frequency
and amplitude for the ADC. Typically, most ADI evaluation
boards can accept a ~2.8 V p-p or 13 dBm sine wave input for
the clock. When connecting the analog input source, it is
recommended to use a multipole, narrow-band, band-pass
filter with 50 Ω terminations. Analog Devices uses TTE®, Allen
Avionics, and K&L® types of band-pass filters. Connect the filter
directly to the evaluation board, if possible.
OUTPUT SIGNALS
The parallel CMOS outputs interface directly with Analog
Devices’ standard single-channel FIFO data capture board
(HSC-ADC-EVALB-SC). For more information on the FIFO
boards and their optional settings, visit
+
PARALLEL
3.3V
12-BIT
CMOS
+
SPI
HSC-ADC-EVALB-SC
FIFO DATA
CAPTURE
CONNECTION
BOARD
3.3V
SPI
+
USB
www.analog.com/FIFO.
AD8352
SPI
SOFTWARE
ANALYZER
RUNNING
AND SPI
USER
ADC
PC
option, a

Related parts for AD9233BCPZ-125