LTC2402IMS#PBF Linear Technology, LTC2402IMS#PBF Datasheet - Page 17

• Manufacturer Part Number: LTC2402IMS#PBF
• Description: IC ADC 24BIT 2CH MICROPWR 10MSOP
• Manufacturer: Linear Technology

Specifications of LTC2402IMS#PBF

• Number Of Bits: 24
• Sampling Rate (per Second): 7.5
• Data Interface: MICROWIRE™, Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 1mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATIO S I FOR ATIO
of CS, the device aborts the data output state and imme-
diately initiates a new conversion. This is useful for
systems not requiring all 32 bits of output data, aborting
an invalid conversion cycle or synchronizing the start of a
conversion.
External Serial Clock, 2-Wire I/O
This timing mode utilizes a 2-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal, see Figure 7. CS
may be permanently tied to ground (Pin 6), simplifying the
user interface or isolation barrier.
The external serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
approximately 0.5ms after V
applied to SCK at this time determines if SCK is internal or
external. SCK must be driven LOW prior to the end of POR
in order to enter the external serial clock timing mode.
Since CS is tied LOW, the end-of-conversion (EOC) can
be continuously monitored at the SDO pin during the
convert and sleep states. EOC may be used as an inter-
rupt to an external controller indicating the conversion
result is ready. EOC = 1 while the conversion is in
(EXTERNAL)
SDO
SCK
CS
CONVERSION
U
SLEEP
U
CC
exceeds 2.2V. The level
W
BIT 31
EOC
Figure 7. External Serial Clock, CS = 0 Operation
ANALOG INPUT RANGE
CH0/CH1
(V
BIT 30
ZS
REF
REFERENCE VOLTAGE
0V TO FS
ZS
SET
FS
= FS
SET
SET
– 0.12V
U
SET
+ 0.1V TO V
+ 0.12V
SET
– ZS
BIT 29
– 100mV
REF
SIG
SET
1 F
REF
2.7V TO 5.5V
TO
)
CC
BIT 28
EXR
1
2
3
4
5
DATA OUTPUT
V
FS
CH1
ZS
CH0
CC
SET
SET
progress and EOC = 0 once the conversion enters the low
power sleep state. On the falling edge of EOC, the conver-
sion result is loaded into an internal static shift register.
The device remains in the sleep state until the first rising
edge of SCK. Data is shifted out the SDO pin on each
falling edge of SCK enabling external circuitry to latch
data on the rising edge of SCK. EOC can be latched on the
first rising edge of SCK. On the 32nd falling edge of SCK,
SDO goes HIGH (EOC = 1) indicating a new conversion
has begun.
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle, see Figure 8.
In order to select the internal serial clock timing mode, the
serial clock pin (SCK) must be floating (Hi-Z) or pulled
HIGH prior to the falling edge of CS. The device will not
enter the internal serial clock mode if SCK is driven LOW
on the falling edge of CS. An internal weak pull-up resistor
is active on the SCK pin during the falling edge of CS;
therefore, the internal serial clock timing mode is auto-
matically selected if SCK is not externally driven.
LTC2402
BIT 27
MSB
SDO
GND
SCK
CS
F
O
10
9
8
7
6
BIT 26
2-WIRE SERIAL I/O
V
CC
= INTERNAL OSC/50Hz REJECTION
= EXTERNAL CLOCK SOURCE
= INTERNAL OSC/60Hz REJECTION
LTC2401/LTC2402
LSB
BIT 4
24
BIT 0
CONVERSION
17
24012 F07