DS1846E-010+ Maxim Integrated Products, DS1846E-010+ Datasheet - Page 8

• Manufacturer Part Number: DS1846E-010+
• Description: IC NV TRI-POT MEM MON 20TSSOP
• Manufacturer: Maxim Integrated Products

Specifications of DS1846E-010+

• Taps: 100, 256
• Resistance (ohms): 10K, 100K
• Number Of Circuits: 3
• Temperature Coefficient: 750 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: 2-Wire Serial
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Resistance In Ohms: 10K, 100K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
byte has been received. The master device must generate an extra clock pulse that is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line high to enable the master to generate the stop condition.
1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is
2) Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the
The master device generates all serial clock pulses and the start and stop conditions. A transfer is ended
with a stop condition or with a repeated start condition. Since a repeated start condition is also the
beginning of the next serial transfer, the bus is not released.
The DS1846 can operate in the following two modes:
1) Slave Receiver Mode: Serial data and clock are received through SDA and SCL, respectively. After
2) Slave Transmitter Mode: The first byte is received and handled as in the slave receiver mode.
3) Slave Address: Command/control byte is the first byte received following the start condition from
Following the start condition, the DS1846 monitors the SDA bus checking the device type identifier
being transmitted. Upon receiving the 101000 control code, the appropriate device address bit, and the
read/write bit, the slave device outputs an acknowledge signal on the SDA line.
the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit
after each received byte.
command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows a
number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit
after all received bytes other than the last byte. At the end of the last received byte, a ‘not
acknowledge’ can be returned.
each byte is received, an acknowledge bit is transmitted. Start and stop conditions are recognized as
the beginning and end of a serial transfer. Address recognition is performed by hardware after the
slave (device) address and direction bit has been received.
However, in this mode the direction bit indicates that the transfer direction is reversed. Serial data is
transmitted on SDA by the DS1846 while the serial clock is input on SCL. Start and stop conditions
are recognized as the beginning and end of a serial transfer.
the master device. The command/control byte consists of a 6-bit control code. For the DS1846, this is
set as 101000 binary for read/write operations. The next bit of the command/control byte is the device
select bit or slave address (A0). It is used by the master device to select which of two devices is to be
accessed. When reading or writing the DS1846, the device-select bits must match the device-select
pin (A0). The last bit of the command/control byte (R/W) defines the operation to be performed.
When set to a ‘1’, a read operation is selected, and when set to a ‘0’, a write operation is selected.
8 of 18