MCP4251-103E/SL Microchip Technology, MCP4251-103E/SL Datasheet - Page 41

IC DGTL POT 10K 2CH 14SOIC

MCP4251-103E/SL

Manufacturer Part Number
MCP4251-103E/SL
Description
IC DGTL POT 10K 2CH 14SOIC
Manufacturer
Microchip Technology
Datasheets

Specifications of MCP4251-103E/SL

Package / Case
14-SOIC (3.9mm Width), 14-SOL
Taps
257
Resistance (ohms)
10K
Number Of Circuits
2
Temperature Coefficient
150 ppm/°C Typical
Memory Type
Volatile
Interface
SPI Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Resistance In Ohms
10K
Number Of Pots
Dual
Taps Per Pot
256
Resistance
10 KOhms
Wiper Memory
Volatile
Digital Interface
Serial (SPI)
Operating Supply Voltage
2.5 V or 3.3 V or 5 V
Supply Current
1 mA
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
MCP4251-103-E/SL
MCP4251-103-E/SL

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCP4251-103E/SL
Manufacturer:
AD
Quantity:
2 000
Part Number:
MCP4251-103E/SL
Manufacturer:
Microchip Technology
Quantity:
1 821
Part Number:
MCP4251-103E/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
6.0
The MCP4XXX devices support the SPI serial protocol.
This SPI operates in the slave mode (does not
generate the serial clock).
The SPI interface uses up to four pins. These are:
• CS - Chip Select
• SCK - Serial Clock
• SDI - Serial Data In
• SDO - Serial Data Out
FIGURE 6-1:
© 2008 Microchip Technology Inc.
Typical SPI Interface Connections
Alternate MCP41X1 SPI Interface Connections (Host Controller Firmware SPI)
SERIAL INTERFACE (SPI)
Typical MCP41X1 SPI Interface Connections (Host Controller Hardware SPI)
Note 1: If High voltage commands are desired, some type of external circuitry needs to be
2: R
Controller
Controller
Controller
implemented.
1
Typical SPI Interface Block Diagram.
Host
Host
Host
must be sized to ensure V
(SDO/SDI)
(SCK)
I/O
I/O
I/O
I/O
SDO
SDO
SDI
SDI
SCK
SCK
I/O
(1)
(1)
(1)
( Master Out - Slave In (MOSI) )
( Master In - Slave Out (MISO) )
MCP413X/415X/423X/425X
IL
and V
R
1
(2)
IH
of the devices are met.
Typical SPI Interfaces are shown in
SPI interface, The Master’s Output pin is connected to
the Slave’s Input pin and the Master’s Input pin is
connected to the Slave’s Output pin.
The MCP4XXX SPI’s module supports two (of the four)
standard SPI modes. These are Mode
The SPI mode is determined by the state of the SCK
pin (V
inactive (V
All SPI interface signals are high-voltage tolerant.
IH
or V
IH
IL
) to active (V
) on the when the CS pin transitions from
IL
SDI/SDO
SDI/SDO
SCK
SCK
or V
SDI
SCK
CS
SDO
CS
CS
MCP41X1
MCP4XXX
MCP41X1
IHH
).
DS22060B-page 41
Figure
0,0
SDI
SDO
SDI
SDO
6-1. In the
and
1,1
.

Related parts for MCP4251-103E/SL