SX1239IMLTRT Semtech, SX1239IMLTRT Datasheet

no-image

SX1239IMLTRT

Manufacturer Part Number
SX1239IMLTRT
Description
IC, RF RECEIVER, 1.02GHz, QFN-24
Manufacturer
Semtech
Datasheet

Specifications of SX1239IMLTRT

Applications
Wireless Sensor Networks, Automated Meter Reading, Home And Building Automation
Receiving Current
16mA
Data Rate
300Kbps
Modulation Type
FSK, OOK
Sensitivity Dbm
-120dBm
Rohs Compliant
Yes
Rf Ic Case Style
QFN
No. Of Pins
24
Sensitivity (dbm)
-120dBm
Supply Voltage Range
1.8V To 3.6V
Operating Temperature Range
-40°C To +85°C
Lead Free Status / Rohs Status
Supplier Unconfirmed
SX1239 Receiver
Low Power Integrated UHF Receiver
The SX1239 is a highly integrated RF receiver capable of
operation over a wide frequency range, including the 433,
868 and 915 MHz license-free ISM (Industry Scientific and
Medical) frequency bands. Its highly integrated architecture
allows for a minimum of external components whilst
maintaining maximum design flexibility. All major RF
communication parameters are programmable and most of
them can be dynamically set. The SX1239 offers the unique
advantage of programmable narrow-band and wide-band
communication modes without the need to modify external
components. The SX1239 is optimized for low power
consumption while offering high sensitivity and channelized
operation. TrueRF™ technology enables a lowcost external
component count (elimination of the SAW filter) whilst still
satisfying ETSI and FCC regulations.
Rev 3 - Jan 2011
ADVANCED COMMUNICATIONS & SENSING
GENERAL DESCRIPTION
APPLICATIONS
MARKETS
Automated Meter Reading
Wireless Sensor Networks
Home and Building Automation
Wireless Alarm and Security Systems
Industrial Monitoring and Control
Europe: EN 300-220-1
North America: FCC Part 15.247, 15.249, 15.231
Narrow Korean and Japanese bands
RFIN
NC
NC
NC
LNA
VBAT1&2
Power Distribution System
Differential
Single to
VR_ANA
Inductor
Loop
Filter
Tank
Frac-N PLL
Synthesizer
Division by
2, 4 or 6
32 MHz
Mixers
XTAL
XO
VR_DIG
Page 1
Modulators
Σ/Δ
KEY PRODUCT FEATURES
ORDERING INFORMATION
RSSI
GND
SX1239IMLTRT
High Sensitivity: down to -120 dBm at 1.2 kbps
High Selectivity: 16-tap FIR Channel Filter
Bullet-proof front end: IIP3 = -18 dBm, IIP2 = +35 dBm,
80 dB Blocking Immunity, no Image Frequency response
Low current: Rx = 16 mA, 100nA register retention
Constant RF performance over voltage range of chip
FSK Bit rates up to 300 kb/s
Fully integrated synthesizer with a resolution of 61 Hz
FSK, GFSK, MSK, GMSK and OOK demodulation
Built-in Bit Synchronizer performing Clock Recovery
Incoming Sync Word Recognition
115 dB+ Dynamic Range RSSI
Automatic RF Sense with ultra-fast AFC
Packet engine with CRC, AES-128 encryption and 66-
byte FIFO
Built-in temperature sensor and Low Battery indicator
QFN 24 Package - Operating Range [-40;+85°C]
Pb-free, Halogen free, RoHS/WEEE compliant product
Part Number
Oscillator
RC
AFC
GND
RESET
SPI
DIO0
DIO1
DIO2
DIO3
DIO4
DIO5
Tape & Reel
Delivery
DATASHEET
www.semtech.com
MOQ / Multiple
SX1239
3000 pieces

Related parts for SX1239IMLTRT

SX1239IMLTRT Summary of contents

Page 1

... Automatic RF Sense with ultra-fast AFC Packet engine with CRC, AES-128 encryption and 66- byte FIFO Built-in temperature sensor and Low Battery indicator ORDERING INFORMATION Part Number SX1239IMLTRT QFN 24 Package - Operating Range [-40;+85°C] Pb-free, Halogen free, RoHS/WEEE compliant product Page 1 SX1239 DATASHEET ...

Page 2

... RSSI ......................................................................................................................................................... 22 3.4.10. Cordic ..................................................................................................................................................... 22 3.4.11. Bit Rate Setting ...................................................................................................................................... 22 3.4.12. FSK Demodulator ................................................................................................................................... 23 3.4.13. OOK Demodulator ...................................................................................................................................24 3.4.14. Bit Synchronizer ......................................................................................................................................26 3.4.15. Frequency Error Indicator....................................................................................................................... 26 3.4.16. Automatic Frequency Correction ............................................................................................................ 27 3.4.17. Optimized Setup for Low Modulation Index Systems ............................................................................. 28 Rev 3 - Jan 2011 Page 2 SX1239 DATASHEET Page www.semtech.com ...

Page 3

... Packet Format .......................................................................................................................................... 44 5.5.3. Processing (without AES)......................................................................................................................... 47 5.5.4. AES .......................................................................................................................................................... 47 5.5.5. Handling Large Packets ........................................................................................................................... 48 5.5.6. Packet Filtering......................................................................................................................................... 48 5.5.7. DC-Free Data Mechanisms ...................................................................................................................... 50 6. Configuration and Status Registers ...................................................................................................................... 52 6.1. General Description ...................................................................................................................................... 52 6.2. Common Configuration Registers ................................................................................................................. 55 6.3. Receiver Registers ........................................................................................................................................ 58 Rev 3 - Jan 2011 Page 3 SX1239 DATASHEET www.semtech.com ...

Page 4

... Chip Revisions ...................................................................................................................................................... 70 9.1. RC Oscillator Calibration............................................................................................................................... 70 9.2. Listen Mode................................................................................................................................................... 70 9.2.1. Resolutions............................................................................................................................................... 70 9.2.2. Exiting Listen Mode .................................................................................................................................. 71 9.3. OOK Floor Threshold Default Setting ........................................................................................................... 71 9.4. AFC Control .................................................................................................................................................. 71 9.4.1. AfcAutoClearOn ....................................................................................................................................... 71 9.4.2. AfcLowBetaOn and LowBetaAfcOffset..................................................................................................... 71 9.5. ContinuousDagc............................................................................................................................................ 71 10. Revision History .................................................................................................................................................... 72 Rev 3 - Jan 2011 Page 4 SX1239 DATASHEET www.semtech.com ...

Page 5

... Figure 34. POR Timing Diagram ................................................................................................................................. 66 Figure 35. Manual Reset Timing Diagram ................................................................................................................... 67 Figure 36. Application Schematic ................................................................................................................................ 67 Figure 37. Package Outline Drawing ........................................................................................................................... 68 Figure 38. Recommended Land Pattern ..................................................................................................................... 68 Figure 39. Tape & Reel Specification .......................................................................................................................... 69 Figure 40. Listen Mode Resolutions, V2a ................................................................................................................... 70 Figure 41. Listen Mode Resolution, V2b ..................................................................................................................... 71 Rev 3 - Jan 2011 Page 5 SX1239 DATASHEET Page www.semtech.com ...

Page 6

... Table 20. Common Configuration Registers ................................................................................................................. 55 Table 21. Receiver Registers ....................................................................................................................................... 58 Table 22. IRQ and Pin Mapping Registers ................................................................................................................... 60 Table 23. Packet Engine Registers .............................................................................................................................. 62 Table 24. Temperature Sensor Registers ..................................................................................................................... 65 Table 25. Test Registers .............................................................................................................................................. 65 Table 26. Crystal Specification ..................................................................................................................................... 66 Table 27. Chip Identification ......................................................................................................................................... 70 Table 28. Revision History ............................................................................................................................................ 72 Rev 3 - Jan 2011 Page 6 SX1239 DATASHEET Page www.semtech.com ...

Page 7

... Phase-Locked Loop POR Power On Reset RBW Resolution BandWidth RF Radio Frequency RSSI Received Signal Strength Indicator Rx Receiver SAW Surface Acoustic Wave SPI Serial Peripheral Interface SR Shift Register Stby Standby Tx Transmitter uC Microcontroller VCO Voltage Controlled Oscillator XO Crystal Oscillator XOR eXclusive OR Page 7 SX1239 DATASHEET www.semtech.com ...

Page 8

... ADVANCED COMMUNICATIONS & SENSING This product datasheet contains a detailed description of the SX1239 performance and functionality. Please consult the Semtech website for the latest updates or errata. Refer to section 9 of this document to identify chip revisions. 1. General Description The SX1239 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The SX1239's advanced features set, including state of the art packet engine greatly simplifies system design whilst the high level of integration reduces the external BOM to a handful of passive decoupling and matching components ...

Page 9

... Pin and Marking Diagram The following diagram shows the pin arrangement of the QFN package, top view. Notes yyww refers to the date code xxxxxx refers to the lot number Rev 3 - Jan 2011 Figure 2. Pin Diagram Figure 3. Marking Diagram Page 9 SX1239 DATASHEET www.semtech.com ...

Page 10

... Supply voltage - GND Ground I SCK SPI Clock input O MISO SPI Data output I MOSI SPI Data input I NSS SPI Chip select input - NC Do not connect - GND Ground I RFIN RF input - GND Ground - NC Do not connect - NC Do not connect Page 10 SX1239 DATASHEET Description www.semtech.com ...

Page 11

... Supply voltage Top Operational temperature range Clop Load capacitance on digital ports ML RF Input Level Rev 3 - Jan 2011 Description Description Page 11 SX1239 DATASHEET Min Max Unit -0.5 3.9 V -55 +115 ° +125 ° dBm Min Max Unit 1.8 3.6 V -40 +85 ° dBm www.semtech.com ...

Page 12

... FSTEP = FXOSC/2 After calibration Programmable Programmable Page 12 SX1239 DATASHEET Min Typ Max Unit - 0 1 1.25 1 Min Typ Max Unit 290 - 340 MHz 424 - 510 MHz 862 - 1020 MHz - 32 - MHz - 250 500 150 61 62.5 - kHz 1.2 - 300 kbps 1.2 - 32.768 kbps www.semtech.com ...

Page 13

... Page 13 SX1239 DATASHEET Min Typ Max Unit - -118 - dBm - -114 - dBm - -105 - dBm - -120 - dBm - -112 -109 dBm -13 - -45 - dBm - -40 - dBm - -32 - dBm - -36 - dBm - -33 - dBm - -25 - dBm - -45 - dBm - -40 - dBm - -32 - dBm - +75 - dBm - +35 - dBm - +20 - dBm -23 -18 - dBm 2.6 - 500 kHz 1 3.0 ms 163 us 4.8 ms 265 us www.semtech.com ...

Page 14

... SCK rising edge to MOSI change from NSS falling edge to SCK rising edge from SCK falling edge to NSS rising edge, normal mode Page 14 SX1239 DATASHEET - 4 bit - 4 bit - 2 bit - -115 - dBm - 0 - dBm Min Typ Max Unit 0 VDD - - 0.2 VDD 0 VDD - - 0.1 VDD - - 10 MHz 250 - - ns www.semtech.com ...

Page 15

... XTA (pin 4). XTB (pin 5) should be left open. The peak-peak amplitude of the input signal must never exceed 1.8 V. Please consult your TCXO supplier for an appropriate value of decoupling capacitor, C Rev 3 - Jan 2011 . D XTA XTB NC TCXO OP 32 MHz Vcc Vcc GND C D Figure 4. TCXO Connection Page 15 SX1239 DATASHEET www.semtech.com ...

Page 16

... The carrier frequency is programmed through RegFrf, split across addresses 0x07 to 0x09: Note The Frf setting is split across 3 bytes. A change in the center frequency will only be taken into account when the least significant byte FrfLsb in RegFrfLsb is written. Rev 3 - Jan 2011 F XOSC --------------- - F = STEP 19 2 × Frf STEP Page 16 SX1239 DATASHEET www.semtech.com ...

Page 17

... The following sections give a brief description of each of the receiver blocks. Rev 3 - Jan 2011 5 ------------------- - T = PLLAFC PLLBW Σ/Δ Modulators DC Channel Filter Cancellation AFC AGC Figure 5. Receiver Block Diagram Page 17 SX1239 DATASHEET CORDIC Complex Filter Phase FSK Output Demodulator Module RSSI Output Demodulator Bypassed in FSK www.semtech.com OOK ...

Page 18

... LNA Gain 000 Any of the below, set by the AGC loop 001 Max gain 010 Max gain - 6 dB 011 Max gain - 12 dB 100 Max gain - 24 dB 101 Max gain - 36 dB 110 Max gain - 48 dB 111 Reserved Page 18 SX1239 DATASHEET Gain Setting - www.semtech.com ...

Page 19

... Figure 6. AGC Thresholds Settings Gain Receiver Performance (typ) Setting P -1dB [dBm] G1 -37 G2 -31 G3 -26 G4 -14 G5 >-6 G6 >0 Page 19 SX1239 DATASHEET Pin [dBm] 11dB G5 G6 Lower Sensitivity Higher Linearity Higher Noise Figure NF IIP3 IIP2 [dB] [dBm] [dBm] 7 -18 +35 13 - +62 36 +13 +68 44 +20 +75 www.semtech.com ...

Page 20

... Bit Rate cannot be set at a higher value than 2 times the single-side receiver bandwidth (BitRate < RxBw) The single-side channel filter bandwidth RxBw is controlled by the parameters RxBwMant and RxBwExp in RegRxBw: Rev 3 - Jan 2011 th order continuous-time Sigma-Delta Analog to Digital Converters (ADC). Their Page 20 SX1239 DATASHEET www.semtech.com ...

Page 21

... Page 21 SX1239 DATASHEET OOK 1.3 1.6 2.0 2.6 3.1 3.9 5.2 6.3 7.8 10.4 12.5 15.6 20.8 25.0 31.3 41.7 50.0 62.5 83.3 100.0 125.0 166.7 200.0 250.0 www.semtech.com ...

Page 22

... Amplitude output: used by the RSSI block, for FSK demodulation, AGC and automatic gain calibration purposes. 3.4.11. Bit Rate Setting Rev 3 - Jan 2011 × 4 RxBw ----------------------------------------- - fc = DccFreq + 2 × 2π 0.5 x RxBw). The Local Oscillator is automatically offset by the IF in the OOK receiver. Q(t) Real-time Magnitude Real-time Phase Figure 7. Cordic Extraction Page 22 SX1239 DATASHEET I(t) www.semtech.com ...

Page 23

... Page 23 SX1239 DATASHEET Actual BR OOK (b/s) 1.2 kbps 1200.015 2.4 kbps 2400.060 4.8 kbps 4799.760 9.6 kbps 9600.960 19.2 kbps 19196.16 38415.36 76738.60 153846.1 57553.95 115107.9 12.5 kbps 12500.00 25 kbps 25000.00 50000.00 100000.0 150234.7 200000.0 250000.0 299065.4 32.768 kbps 32753.32 www.semtech.com ...

Page 24

... Significant sensitivity improvements can be generated if configured correctly. Rev 3 - Jan 2011 Zoom Zoom Decay defined in OokPeakThreshStep Period as defined in OokPeakThreshDec Figure 8. OOK Peak Demodulator Description Page 24 SX1239 DATASHEET ‘’Peak -6dB’’ Threshold ‘’Floor’’ threshold defined by OokFixedThresh Noise floor of receiver Time Fixed 6dB difference www.semtech.com ...

Page 25

... Average Threshold: Data supplied by the RSSI block is averaged, and this operation mode should only be used with DC-free encoded data. Rev 3 - Jan 2011 Set SX1239 in OOK Rx mode Adjust Bit Rate, Channel filter BW Default OokFixedThresh setting No input signal Continuous Mode Monitor DIO2/DATA pin Increment OokFixedThresh Glitch activity on DATA ? Optimization complete Figure 9. Floor Threshold Optimization Page 25 SX1239 DATASHEET www.semtech.com ...

Page 26

... This function provides information about the frequency error of the local oscillator (LO) compared with the carrier frequency of a modulated signal at the input of the receiver. When the FEI block is launched, the frequency error is measured and the Rev 3 - Jan 2011 DATA DCLK Figure 10. Bit Synchronizer Description Page 26 SX1239 DATASHEET www.semtech.com ...

Page 27

... Upon user request, by setting bit AfcStart in RegAfcFei, if AfcAutoOn = 0 Rev 3 - Jan 2011 ⎛ ⎞ BR × ------ - ⎝ ⎠ DEV 2 × FEI = F FeiValue STEP SX1239 in Rx mode Preamble-modulated input signal Signal level > Sensitivity Set FeiStart = 1 No FeiDone = 1 Yes Read FeiValue Figure 11. FEI Process Page 27 SX1239 DATASHEET www.semtech.com ...

Page 28

... When the optimized AFC routine is enabled, the receiver startup time can be computed as follows (refer to section 4.2.1): TS_RE_AGC&AFC (optimized AFC) = Tana + 4.Tcf + 4.Tdcc + 3.Trssi + 2.Tafc + 2.Tpllafc Rev 3 - Jan 2011 Offset = LowBetaAfcOffset x 488 Hz TX AfcValue Standard AFC AfcLowBetaOn = AfcValue Optimized AFC AfcLowBetaOn = 1 f After AFC Figure 12. Optimized Afc (AfcLowBetaOn=1) Page 28 SX1239 DATASHEET RX & LowBetaAfcOffset f www.semtech.com ...

Page 29

... Timeout interrupt is generated TimeoutRssiThresh Tbit after RssiThreshold flag has been raised. This timeout interrupt can be used to warn the companion processor to shut down the receiver and return to a lower power mode. Rev 3 - Jan 2011 ° -1 C/Lsb ° - t+1 Ambient Figure 13. Temperature Sensor Response Page 29 SX1239 DATASHEET ° +85 C www.semtech.com ...

Page 30

... Sleep Mode Stand-by Mode Mode Receive Mode x Listen Mode Page 30 SX1239 DATASHEET Enabled blocks None Top regulator and crystal oscillator Frequency synthesizer Frequency synthesizer and receiver See Listen Mode, section 4.3 = TS_OSC + TS_FS + TS_RE = TS_OSC + TS_FS + TS_RE_AGC = TS_OSC + TS_FS + TS_RE_AGC&AFC www.semtech.com ...

Page 31

... Tcf Tdcc Trssi The LNA gain is adjusted by Carrier Frequency is adjusted the AGC, according to the RSSI result PLL Channel Filter’s DC Cutoff’s AFC Reception of Packet lock group delay group delay Tafc Tpllafc Tcf Tdcc (aka TS_RSSI) www.semtech.com by the AFC ...

Page 32

... Change the carrier frequency in the RegFrf registers (2) Program the SX1239 in FS mode (3) Turn the receiver back to Rx mode (4) Respect the Rx start procedure, described in section 4.2.4 Note the above sequence assumes that the sequencer is turned on (SequencerOff=0 in RegOpMode). Rev 3 - Jan 2011 Page 32 SX1239 DATASHEET www.semtech.com ...

Page 33

... The time during which the receiver is on and waits for a signal is given ListenIdle (denoted t in the following text) are fixed by two parameters from the ListenX = ⋅ t ListenCoef X Listen ListenX Min duration ( ListenCoef = 4 0.26 s Page 33 SX1239 DATASHEET Rx t ListenRx Re solX Max duration ( ListenCoef = 255 ) www.semtech.com time ...

Page 34

... Mode. Listen mode stops and must be disabled. Chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. Listen mode then 10 resumes in Idle state. FIFO content is lost at next Rx wakeup. Rev 3 - Jan 2011 Input Signal Power >= RssiThreshold 0 Required 1 Required Description Page 34 SX1239 DATASHEET SyncAddressMatch Not Required Required www.semtech.com ...

Page 35

... For applications enduring large temperature variations, and for which the power supply is never removed, RC calibration can be performed upon user request. RcCalStart in RegOsc1 can be used to trigger this calibration, and the flag RcCalDone will be set automatically when the calibration is over. Rev 3 - Jan 2011 Idle Rx Idle Rx Idle Rx Page 35 SX1239 DATASHEET Mode Idle Rx www.semtech.com ...

Page 36

... Some typical examples of AutoModes usage are described below : Automatic reception (AutoRx) : Mode = Rx, IntermediateMode = Sleep, EnterCondition = CrcOk, ExitCondition = falling edge of FifoNotEmpty ... Rev 3 - Jan 2011 Intermediate State defined by IntermediateMode EnterCondition Final state defined By Mode in RegOpMode Figure 19. Auto Modes of Packet Handler Page 36 SX1239 DATASHEET ExitCondition www.semtech.com ...

Page 37

... Depending on the optional features activated (CRC, AES, etc) the maximum payload length is limited to FIFO size, 255 bytes or unlimited. Each of these data operation modes is described fully in the following sections. Rev 3 - Jan 2011 CONTROL PACKET FIFO HANDLER (+SR) Page 37 SX1239 DATASHEET DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 NSS SPI SCK MOSI MISO www.semtech.com ...

Page 38

... In FIFO mode, if the address was the FIFO address then the bytes will be read at the FIFO address. In Burst mode, if the address was not the FIFO address, then it is automatically incremented at each new byte received. Rev 3 - Jan 2011 Figure 21. SPI Timing Diagram (single access) Page 38 SX1239 DATASHEET www.semtech.com ...

Page 39

... FIFO will also be cleared. FifoLevel: Threshold can be programmed by FifoThreshold in RegFifoThresh. Its behavior is illustrated in figure below. Rev 3 - Jan 2011 byte1 byte0 8 Rx Data SR (8bits) 1 MSB Figure 22. FIFO and Shift Register (SR) Page 39 SX1239 DATASHEET FIFO LSB www.semtech.com ...

Page 40

... SyncAddressMatch when a match is detected. This is illustrated in Figure 24 below. Rev 3 - Jan 2011 B B+1 Figure 23. FifoLevel IRQ Source Behavior FIFO status Not cleared Not cleared Cleared Not cleared To allow the user to read FIFO in Stdby/Sleep mode after Rx Page 40 SX1239 DATASHEET # of bytes in FIFO Comments www.semtech.com ...

Page 41

... The packet handler is the block used in Packet mode. Its functionality is fully described in section 5.5. 5.2.5. Control The control block configures and controls the full chip's behavior according to the settings programmed in the configuration registers. Rev 3 - Jan 2011 Bit N-1 = Bit N = Sync_value[1] Sync_value[0] Figure 24. Sync Word Recognition Page 41 SX1239 DATASHEET www.semtech.com ...

Page 42

... LowBat LowBat - - ModeReady - - PllLock - - - - LowBat LowBat - PllLock ModeReady Dclk SyncAddress RxReady Timeout LowBat Rssi SyncAddress ModeReady DIO1 DIO0 FifoLevel - - FifoFull - FifoNotEmpty LowBat - - FifoLevel - - FifoFull - FifoNotEmpty LowBat - - FifoLevel - - FifoFull - FifoNotEmpty LowBat PllLock PllLock FifoLevel CrcOk FifoFull PayloadReady FifoNotEmpty SyncAddress Timeout Rssi www.semtech.com ...

Page 43

... Continuous mode it is always recommended to enable the bit synchronizer to clean the DATA signal even if the DCLK signal is not used by the uC (bit synchronizer is automatically enabled in Packet mode). Rev 3 - Jan 2011 CONTROL Figure 25. Continuous Mode Conceptual View Figure 26. Rx Processing in Continuous Mode Page 43 SX1239 DATASHEET DIO0 DIO1/DCLK DIO2/DATA DIO3 DIO4 DIO5 SPI NSS SCK MOSI MISO www.semtech.com ...

Page 44

... All nodes should be programmed with the same packet length value. Rev 3 - Jan 2011 CONTROL PACKET FIFO HANDLER (+SR) Figure 27. Packet Mode Conceptual View Page 44 SX1239 DATASHEET DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 NSS SCK SPI MOSI MISO www.semtech.com ...

Page 45

... An illustration of a variable length packet is shown below. It contains the following fields: Preamble (1010...) Sync word (Network ID) Length byte Rev 3 - Jan 2011 DC free Data decoding CRC checksum calculation AES Decryption Address Message byte Up to 255 bytes Payload (min 1 Byte) Figure 28. Fixed Length Packet Format Page 45 SX1239 DATASHEET CRC 2-bytes www.semtech.com ...

Page 46

... CRC checksum calculation AES Decryption Length Address Message byte byte Up to 255 bytes Payload (min 2 bytes) Figure 29. Variable Length Packet Format DC free Data decoding Address Message byte unlimited length Payload Figure 30. Unlimited Length Packet Format Page 46 SX1239 DATASHEET CRC 2-bytes www.semtech.com ...

Page 47

... The decryption is initiated only once the complete packet has been received in the buffer. The decryption process takes approximately 7.0 us per 16-byte block. Thus for a maximum of 4 blocks (i.e. 64 bytes) it can take for completing the cryptographic operations. Rev 3 - Jan 2011 Page 47 SX1239 DATASHEET www.semtech.com ...

Page 48

... Every received packet which does not start with this locally configured Sync word is automatically discarded and no interrupt is generated. When the Sync word is detected, payload reception automatically starts and SyncAddressMatch is asserted. Note Sync Word values containing 0x00 byte(s) are forbidden Rev 3 - Jan 2011 Page 48 SX1239 DATASHEET www.semtech.com ...

Page 49

... Please note that in both cases, the two CRC checksum bytes are stripped off by the packet handler and only the payload is made available in the FIFO. The CRC is based on the CCITT polynomial as shown below. This implementation also detects errors due to leading and trailing zeros. Rev 3 - Jan 2011 Page 49 SX1239 DATASHEET www.semtech.com ...

Page 50

... The data is whitened using a random sequence on the Tx side and de-whitened on the Rx side using the same sequence. Comparing to Manchester technique it has the advantage of keeping NRZ data rate i.e. actual bit rate is not halved. Rev 3 - Jan 2011 CRC Polynomial = Figure 31. CRC Implementation 1/BR ...Sync Figure 32. Manchester Decoding Page 50 DATASHEET Payload... SX1239 X 0 ... t ... ... www.semtech.com ...

Page 51

... XORing it with a random sequence generated in a 9-bit LFSR, shown in Figure 33. Payload de-whitening is thus made transparent for the user, who still retrieves NRZ data from the FIFO. Rev 3 - Jan 2011 Received Data Figure 33. Data De-Whitening Page 51 SX1239 DATASHEET De-whitened Data www.semtech.com ...

Page 52

... RC Oscillators Settings 0x00 AFC control in low modulation index situations 0x02 Low Battery Indicator Settings 0x92 Listen Mode settings 0xF5 Listen Mode Idle duration 0x20 Listen Mode Rx duration 0x23 Semtech ID relating the silicon revision 0x9F - 0x09 - 0x1A - 0x40 - 0xB0 - 0x7B - 0x9B ...

Page 53

... Sync Word Recognition control 0x00 0x01 Sync Word bytes, 1 through 8 0x10 Packet mode settings 0x40 Payload length setting 0x00 Node address 0x00 Broadcast address 0x00 Auto modes settings 0x0F 0x8F Fifo threshold 0x02 Packet mode settings Page 53 SX1239 DATASHEET Description www.semtech.com ...

Page 54

... Note - Reset values are automatically refreshed in the chip at Power On Reset - Default values are the Semtech recommended register values, optimizing the device operation - Registers for which the Default value differs from the Reset value are denoted the tables of section 6 Rev 3 - Jan 2011 ...

Page 55

... MSB of Bit Rate (Chip Rate when Manchester encoding is enabled) rw 0x0b LSB of Bit Rate (Chip Rate if Manchester encoding is enabled) BitRate Default value: 4.8 kb/s r 0x00 unused r 0x52 unused rw 0xe4 MSB of the RF Local Oscillator rw 0xc0 Middle byte of the RF Local Oscillator Page 55 SX1239 DATASHEET FXOSC ---------------------------------- - = BitRate www.semtech.com ...

Page 56

... Mode. Listen mode stops and must be disabled (see section 4.3). 10 chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. Listen mode then resumes in Idle state. FIFO content is lost at next Rx wakeup. 11 Reserved r 0 unused Page 56 SX1239 DATASHEET ) 001 1.764 V 011 1.905 V 101 2.045 V 111 2.185 V www.semtech.com ...

Page 57

... Duration of the Rx phase in Listen mode (startup time included, see section 4.2. ListenCoef ListenRx r 0x23 Version code of the chip. Bits 7-4 give the full revision number; bits 3-0 give the metal mask revision number. Page 57 SX1239 DATASHEET ⋅ Idle Listen Re solIdle ⋅ Rx Listen Re solRx www.semtech.com ...

Page 58

... See Table 10 for tabulated values rw 100 DccFreq parameter used during the AFC rw 01 RxBwMant parameter used during the AFC rw 011 * RxBwExp parameter used during the AFC Page 58 SX1239 DATASHEET × 4 RxBw ----------------------------------------- - DccFreq + 2 2 π 2 × 10 RxBwMant = 24 11 reserved FXOSC RxBwExp + 2 × FXOSC RxBwExp + 3 × www.semtech.com ...

Page 59

... Trigger a RSSI measurement when set. Always reads 0. r 0xFF Absolute value of the RSSI in dBm, 0.5dB steps. RSSI = -RssiValue/2 [dBm] Page 59 SX1239 DATASHEET average reserved 1.0 dB 2.0 dB 4.0 dB 6.0 dB 001 once every 2 chips 011 once every 8 chips 101 4 times in each chip 111 16 times in each chip www.semtech.com ...

Page 60

... Please note that in Sleep mode a small delay can be observed between AutoMode interrupt and the corresponding enter/exit condition. r/rwc 0 Set when Sync and Address (if enabled) are detected. Cleared when leaving Rx or FIFO is emptied. This bit is read only in Packet mode, rwc in Continuous mode Page 60 SX1239 DATASHEET www.semtech.com ...

Page 61

... Timeout interrupt is generated TimeoutRxStart*16*T after switching to Rx mode if Rssi interrupt doesn’t occur (i.e. RssiValue > RssiThreshold) 0x00: TimeoutRxStart is disabled rw 0x00 Timeout interrupt is generated TimeoutRssiThresh*16*T after Rssi interrupt if PayloadReady interrupt doesn’t occur. 0x00: TimeoutRssiThresh is disabled Page 61 SX1239 DATASHEET bit bit www.semtech.com ...

Page 62

... Used if SyncOn is set and (SyncSize +1) > 0x01 th 6 byte of Sync word. * Used if SyncOn is set and (SyncSize +1) > 0x01 th 7 byte of Sync word. * Used if SyncOn is set and (SyncSize +1) > 0x01 th 8 byte of Sync word. * Used if SyncOn is set and (SyncSize + Page 62 SX1239 DATASHEET www.semtech.com ...

Page 63

... Rising edge of CrcOk or Timeout 100 Rising edge of PayloadReady or Timeout 101 Rising edge of SyncAddress or Timeout 110 Reserved 111 Rising edge of Timeout rw 00 Intermediate mode: 00 Sleep mode (SLEEP) 01 Standby mode (STDBY) 10 Receiver mode (RX) 11 Reserved rw 1 unused * rw 0001111 Used to trigger FifoLevel interrupt. Page 63 SX1239 DATASHEET www.semtech.com ...

Page 64

... Page 64 SX1239 DATASHEET ) / BitRate otherwise www.semtech.com ...

Page 65

... High sensitivity mode rw 0x30 Fading Margin Improvement, refer to 3.4.4 * 0x00 Normal mode 0x10 Improved margin, use if AfcLowBetaOn=1 0x30 Improved margin, use if AfcLowBetaOn=0 rw 0x00 AFC offset set for low modulation index systems, used if AfcLowBetaOn=1. Offset = LowBetaAfcOffset x 488 Hz Page 65 SX1239 DATASHEET www.semtech.com ...

Page 66

... Please note that any CLKOUT activity can also be used to detect that the chip is ready. Rev 3 - Jan 2011 Conditions On each pin XTA and XTB Undefined Wait for Chip is ready from 10 ms this point on Figure 34. POR Timing Diagram Page 66 SX1239 DATASHEET Min Typ Max Unit MHz - 30 140 ohms - 2 www.semtech.com ...

Page 67

... VDD. 7.3. Reference Design Please contact your Semtech representative for evaluation tools, reference designs and design assistance. Note that all schematics shown in this section are full schematics, listing ALL required components, including decoupling capacitors. ...

Page 68

... A2 b 0.25 0.30 0.35 D 4.90 5.00 5.10 D1 3.20 3.25 3.30 E 4.90 5.00 5.10 E1 3.20 3.25 3.30 e 0.65 BSC L 0.35 0.40 0. aaa 0.08 bbb 0.10 SEATING PLANE DIMENSIONS DIM MILLIMETERS (4.90 4.10 H 3.30 K 3.30 P 0.65 X 0.35 Y 0.80 Z 5.70 SX1239 DATASHEET www.semtech.com ...

Page 69

... The thermal impedance of this package is: Theta ja = 23.8° C/W typ., calculated from a package in still air 4-layer FR4 PCB, as per the Jedec standard. 8.4. Tape & Reel Specification Note Single Sprocket holes Rev 3 - Jan 2011 Figure 39. Tape & Reel Specification Page 69 SX1239 DATASHEET www.semtech.com ...

Page 70

... Listen mode. Rev 3 - Jan 2011 Lot Codes (see Figure 3) W0K976.00 W6A114.0A ¦ W0N382.00 W0N386.00 ¦ W0P051.00 W0S934.01 and all others Figure 40. Listen Mode Resolutions, V2a Figure 41. Listen Mode Resolution, V2b Page 70 SX1239 DATASHEET Comment Limited supply Limited supply Running production www.semtech.com ...

Page 71

... Those two bits enable a functionality that was not available on the silicon version V2a. 9.5. ContinuousDagc This register enables a functionnality that is only available in the silicon version V2c. Rev 3 - Jan 2011 Figure 42. Exiting Listen Mode in SX1239 V2a Figure 43. RegTestOok Description Page 71 SX1239 DATASHEET www.semtech.com ...

Page 72

... Document RegTestAfc at address 0x71 Add section describing setup for low modulation index systems Add application schematics 3 Jan 2011 Adjust Thermal Impedance value Add description for the Continuous-time DAGC Update Section 9 to reflect improvements of the chip V2c Rev 3 - Jan 2011 Comment Page 72 SX1239 DATASHEET www.semtech.com ...

Page 73

... No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range ...

Related keywords