DS1855E-010/T&R Maxim Integrated Products, DS1855E-010/T&R Datasheet - Page 15
![IC RES TEMP-CNTRL 10/10K 14TSSOP](/photos/6/57/65725/406-14-tssop_sml.jpg)
DS1855E-010/T&R
Manufacturer Part Number
DS1855E-010/T&R
Description
IC RES TEMP-CNTRL 10/10K 14TSSOP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1855E-010.pdf
(20 pages)
Specifications of DS1855E-010/T&R
Taps
100, 256
Resistance (ohms)
10K
Number Of Circuits
2
Temperature Coefficient
750 ppm/°C Typical
Memory Type
Non-Volatile
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
14-TSSOP
Resistance In Ohms
10K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
NOTES:
1. All voltages are referenced to ground.
2. I
3. I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if V
4. A fast mode-device can be used in a standard mode system, but the requirement t
5. After this period, the first clock pulse is generated.
6. The maximum t
7. C
8. EEPROM write begins after a STOP condition occurs.
9. Absolute linearity is used to measure expected wiper voltage as determined by wiper position.
10. Relative linearity is used to determine the change of wiper voltage between two adjacent wiper
11. I
12. Maximum I
logic levels. Appropriate logic levels specify that logic inputs are within a 0.5V of ground or V
the corresponding inactive state.
then be met. This will automatically be the case if the device does not stretch the LOW period of the
SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next
data bit to the SDA line t
SCL signal.
positions.
STBY
CC
B
– Total capacitance of one bus line in picofarads, timing referenced to (0.9)(V
specified with SDA pin open.
specified with for V
CC
is dependent on clock rates.
HD:DAT
has only to be met if the device does not stretch the LOW period (t
RMAX
CC
= 3.0V and 5.0V, and control port logic pins are driven to the appropriate
+ t
SU:DAT
= 1000 + 250 = 1250ns before the SCL line is released.
15 of 15
CC
is switched off.
CC
SU:DAT
) and (0.1)(V
> 250ns must
LOW
) of the
CC
CC
).
for