PIC10F222-I/OT Microchip Technology, PIC10F222-I/OT Datasheet - Page 12
![768B Flash, 23B RAM, 4 I/O, 8bit ADC 6 SOT-23 BAG](/photos/16/3/160337/6-sot23-large-300dpi-lyrd_sml.jpg)
PIC10F222-I/OT
Manufacturer Part Number
PIC10F222-I/OT
Description
768B Flash, 23B RAM, 4 I/O, 8bit ADC 6 SOT-23 BAG
Manufacturer
Microchip Technology
Series
PIC® 10Fr
Datasheet
1.PIC10F220-IMC.pdf
(86 pages)
Specifications of PIC10F222-I/OT
Processor Series
PIC10F
Core
RISC
Data Bus Width
8 bit
Program Memory Type
Flash
Program Memory Size
512 B
Data Ram Size
23 B
Interface Type
RS-232, USB
Maximum Clock Frequency
8 MHZ
Number Of Programmable I/os
4
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-23-6
Operating Temperature Range
- 40 C to + 85 C
Processor To Be Evaluated
PIC10F222
Supply Current (max)
100 nA
Core Processor
PIC
Core Size
8-Bit
Speed
8MHz
Connectivity
-
Peripherals
POR, WDT
Number Of I /o
4
Eeprom Size
-
Ram Size
23 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Lead Free Status / Rohs Status
Details
PIC10F220/222
FIGURE 3-1:
TABLE 3-1:
DS41270E-page 10
GP0/AN0/ICSPDAT
GP1/AN1/ICSPCLK
GP2/T0CKI/FOSC4
GP3/MCLR/V
V
V
Legend:
DD
SS
Program
Name
Bus
I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input,
ST = Schmitt Trigger input, AN = Analog Input
PP
Instruction Reg
512 x 12 or
Generation
Instruction
Decode &
256 x 12
Program
Memory
12
Control
PINOUT DESCRIPTION
Timing
Flash
BLOCK DIAGRAM
Function
ICSPDAT
ICSPCLK
FOSC4
T0CKI
MCLR
GP0
AN0
GP1
AN1
GP2
GP3
V
V
V
8
PP
DD
SS
9-10
MCLR
Direct Addr
Device Reset
Program Counter
Internal RC
Watchdog
Power-on
Clock
Reset
Timer
Timer
STACK1
STACK2
Input
Type
TTL
TTL
TTL
TTL
AN
AN
HV
V
ST
ST
ST
ST
—
P
P
DD
, V
SS
5
Output
CMOS
CMOS
CMOS
CMOS
CMOS
Type
RAM Addr
—
—
—
—
—
—
—
—
—
8
3
Bidirectional I/O pin. Can be software programmed for internal weak
pull-up and wake-up from Sleep on pin change.
Analog Input
In-Circuit programming data
Bidirectional I/O pin. Can be software programmed for internal weak
pull-up and wake-up from Sleep on pin change.
Analog Input
In-Circuit programming clock
Bidirectional I/O pin
Clock input to TMR0
Oscillator/4 output
Input pin. Can be software programmed for internal weak pull-up and
wake-up from Sleep on pin change.
Master Clear (Reset). When configured as MCLR, this pin is an
active-low Reset to the device. Voltage on MCLR/V
exceed V
Programming mode.
Programming voltage input
Positive supply for logic and I/O pins
Ground reference for logic and I/O pins
Data Bus
23 or 16
Registers
Addr MUX
W Reg
ALU
bytes
RAM
File
STATUS Reg
FSR Reg
Timer0
5-7
MUX
9
DD
Indirect
Addr
during normal device operation or the device will enter
8
Absolute
Voltage
Reference
Description
GPIO
ADC
© 2007 Microchip Technology Inc.
GP0/AN0/ICSPDAT
GP1/AN1/ICSPCLK
GP2/T0CKI/FOSC4
GP3/MCLR/V
AN0
AN1
PP
must not
PP