DS1867-10 Maxim Integrated Products, DS1867-10 Datasheet - Page 6
![IC POT W/EEPROM DUAL 10K 14-DIP](/photos/6/57/65726/175-14-dip_sml.jpg)
DS1867-10
Manufacturer Part Number
DS1867-10
Description
IC POT W/EEPROM DUAL 10K 14-DIP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1867S-10.pdf
(14 pages)
Specifications of DS1867-10
Taps
256
Resistance (ohms)
10K
Number Of Circuits
2
Temperature Coefficient
750 ppm/°C Typical
Memory Type
Non-Volatile
Interface
3-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
14-DIP (0.300", 7.62mm)
Resistance In Ohms
10K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS1867-10+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS1867-100
Manufacturer:
MAXIM/美信
Quantity:
20 000
DS1867
The C
output of the DS1867 can be used to drive the DQ input of another DS1867. When connecting
out
multiple devices, the total number of bits sent is always 17 times the number of DS1867s in the daisy
chain.
An optional feedback resistor can be placed between the C
terminal of the last device and the DQ input
out
of the first DS1867, thus allowing the controlling processor to read, as well as, write data or circularly
clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range
from 2 to 10 kohms.
When reading data via the C
pin and isolation resistor, the DQ line is left floating by the reading
OUT
device. When
is driven high, bit 17 is present on the C
pin, which is fed back to the input DQ pin
RST
OUT
through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first
position of the I/O shift register and bit 16 becomes present on C
and DQ of the next device. After 17
OUT
bits (or 17 times the number of DS1867s in the daisy chain), the data has shifted completely around and
back to its original position. When
transitions to the low state to end data transfer, the value (the
RST
same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register.
CASCADING MULTIPLE DEVICES Figure 5
NONVOLATILE WIPER SETTINGS
The DS1867 maintains the position of the wiper in the absence of power. This feature is provided through
the use of EEPROM type memory cell arrays. During normal operation, the position of the wiper is
determined by the device multiplexers and stored in the shadow memory (EEPROM). The manner in
which an update occurs has been optimized for reliability, durability, and performance. Additionally, the
update operation is totally transparent to the user.
When power is applied to the DS1867, wiper settings will be the last recorded in the EEPROM memory
cells or shadow memory before the last power-down. Changes to the EEPROM memory cells occur
during a predefined power-down sequence. If the DS1867 detects a voltage transition to 4.5 volts or less,
on the power supply input, the part initiates an automatic wiper storage sequence. This storage sequence
will save in EEPROM memory the contents of the I/O shift register before a total power-shutdown;
provided specific power-down timing requirements are met. The minimum total power-down time is
specified at 4 milliseconds. Power-down timing requirements on V
are shown in Figure 6.
CC
The EEPROM memory cells are specified to accept greater than 25,000 writes before a wear-out
condition. If the EEPROM memory cells do reach a wear-out condition, the DS1867 will still function
properly while power is applied. A minimum time of 4 ms between 4.5V and 3V is required to perform
the proper position storage of the wiper.
6 of 14
102199