CS4345-CZZ Cirrus Logic Inc, CS4345-CZZ Datasheet
CS4345-CZZ
Specifications of CS4345-CZZ
Available stocks
Related parts for CS4345-CZZ
CS4345-CZZ Summary of contents
Page 1
Stereo D/A Converter Features ! Multi-bit Delta-Sigma Modulator ! 24-bit Conversion ! Automatically Detects Sample Rates up to 192 kHz. ! 105 dB Dynamic Range ! -90 dB THD+N ! Low Clock-Jitter Sensitivity ! Single +3.3 ...
Page 2
TABLE OF CONTENTS 1. PIN DESCRIPTIONS .............................................................................................................................. 4 2. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 5 SPECIFIED OPERATING CONDITIONS ................................................................................................... 5 ABSOLUTE MAXIMUM RATINGS .............................................................................................................. 5 DAC ANALOG CHARACTERISTICS .......................................................................................................... 6 DAC ANALOG CHARACTERISTICS - ALL MODES .................................................................................. 6 COMBINED INTERPOLATION & ...
Page 3
... Figure 4. Internal Serial Mode Input Timing .............................................................................................. 11 Figure 5. Internal Serial Clock Generation ................................................................................................ 11 Figure 6. Recommended Connection Diagram ......................................................................................... 12 Figure 7. CS4344 Data Format (I Figure 8. CS4345 Data Format (Left Justified) ......................................................................................... 14 Figure 9. CS4346 Data Format (Right Justified 24) .................................................................................. 15 Figure 10. CS4348 Data Format (Right Justified 16) ................................................................................ 15 Figure 11. De-Emphasis Curve (Fs = 44.1kHz) ........................................................................................ 16 Figure 12 ...
Page 4
PIN DESCRIPTIONS DEM/SCLK LRCK MCLK Pin Name # SDIN 1 Serial Audio Data Input (Input) - Input for two’s complement serial audio data. 2 De-Emphasis/External Serial Clock Input (Input) - used for de-emphasis filter control or external serial DEM/SCLK ...
Page 5
CHARACTERISTICS AND SPECIFICATIONS (All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltage = 25 ° C.) and T A SPECIFIED OPERATING CONDITIONS ...
Page 6
DAC ANALOG CHARACTERISTICS (Full-Scale Output Sine Wave, 997 Hz Measurement Bandwidth kHz, unless otherwise specified.) Parameter Dynamic Performance for CS4344/5/6/8-CZZ (-10 to 70°C) Dynamic Range 18 to 24-Bit 16-Bit Total Harmonic Distortion + Noise 18 to ...
Page 7
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE (The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sam- ple rate by multiplying the given characteristic by Fs.) See Parameter Combined Digital and ...
Page 8
DIGITAL INPUT CHARACTERISTICS Parameters High-Level Input Voltage Low-Level Input Voltage Input Leakage Current Input Capacitance for LRCK is ±20 µ A max POWER AND THERMAL CHARACTERISTICS Parameters Power Supplies Power Supply Current normal operation (Note 8) power-down ...
Page 9
SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE Parameters MCLK Frequency MCLK Duty Cycle Input Sample Rate All MCLK/LRCK ratios combined (Note 11) External SCLK Mode LRCK Duty Cycle (External SCLK only) SCLK Pulse Width Low SCLK Pulse Width High SCLK Duty ...
Page 10
LRCK SCLK SDATA LRCK SDATA *INTERNAL SCLK The SCLK pulses shown are internal to the CS4344/5/6/8. LRCK MCLK *INTERNAL SCLK SDATA * The SCLK pulses shown are internal to the CS4344/5/6/ slrs t slrd t sclkl t t ...
Page 11
... For internal routing applications please see the DAC analog output characteristics for loading limitations. +3 0.1 µF 1 µ 3.3 µF 7 AOUTL + 10 kΩ 3.3 µF CS4344 10 CS4345 AOUTR + CS4346 CS4348 10 kΩ 6 FILT+ 10 µ *3.3 0.1 µF 8 *10 Figure 6. Recommended Connection Diagram ...
Page 12
APPLICATIONS The CS4344 family accepts data at standard audio sample rates including 48, 44.1 and 32 kHz in SSM, 96, 88.2 and 64 kHz in DSM, and 192, 176.4 and 128 kHz in QSM. Audio data is input via ...
Page 13
... DS613F1 + LSB MSB - I² 24-Bit Data Data Valid on Rising Edge of SCLK Figure 7. CS4344 Data Format ( LSB MSB - Left-Justified 24-Bit Data Data Valid on Rising Edge of SCLK Figure 8. CS4345 Data Format (Left Justified) CS4344/5/6/8 Right Channel + LSB External SCLK Mode 2 S) Right Channel +5 +4 ...
Page 14
LRCK Left Channel SCLK SDATA clocks Internal SCLK Mode Right Justified, 24-Bit Data INT SCLK = MCLK/LRCK = 1024, 512, 256, 128 INT SCLK = 48 Fs ...
Page 15
De-Emphasis The CS4344 family includes on-chip digital de-emphasis. equal to 44.1 kHz. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, Fs. The de-emphasis filter is active (inactive) if the DEM/SCLK pin is ...
Page 16
When changing clock ratio or sample rate it is recommended that zero data (or near zero data) be present on SDIN for at least 10 LRCK samples before the change is made. During the clocking change the DAC outputs will ...
Page 17
Grounding and Power Supply Decoupling As with any high resolution converter, the CS4344 family requires careful attention to power supply and grounding arrangements to optimize performance. with VA connected to a clean +3 supply. For ...
Page 18
FILTER PLOTS Figure 13. Single-Speed Stopband Rejection -10 0.45 0.46 0.47 0.48 0.49 0.5 0.51 Frequency (normalized to Fs) Figure 15. Single-Speed Transition Band 18 Figure 14. Single-Speed Transition ...
Page 19
Figure 17. Double-Speed Stopband Rejection 0.45 0.46 0.47 0.48 0.49 0.5 0.51 Frequency (normalized to Fs) Figure 19. ...
Page 20
Frequency(normalized to Fs) Figure 21. Quad-Speed Stopband Rejection 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 0.4 0.45 0.5 0.55 ...
Page 21
PARAMETER DEFINITIONS Total Harmonic Distortion + Noise (THD+N) The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically kHz), including distortion components. ...
Page 22
PACKAGE DIMENSIONS 10LD TSSOP (3 mm BODY) PACKAGE DRAWING TOP VIEW INCHES DIM MIN 0.0295 b 0.0059 c 0.0031 D -- 0.1181 BSC E -- 0.1929 BSC E1 -- ...
Page 23
... CS4345 Stereo D/A 10-TSSOP Converter CS4346 CS4348 8.1 Functional Compatibility CS4334-KS ⇒ CS4344-CZZ CS4335-KS ⇒ CS4345-CZZ CS4336-KS ⇒ CS4346-CZZ CS4338-KS ⇒ CS4348-CZZ CS4334-BS ⇒ CS4344-DZZ CS4334-DS ⇒ CS4344-DZZ 8.2 Selection Guide The CS4344 family differs by Serial Audio format as follows: • CS4344 — 24-bit, I²S • ...
Page 24
REVISION HISTORY Release Date PP3 August 2005 F1 September 2005 Contacting Cirrus Logic Support For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to IMPORTANT NOTICE Cirrus Logic, ...