DS92LV8028TUF National Semiconductor, DS92LV8028TUF Datasheet - Page 14

• Manufacturer Part Number: DS92LV8028TUF
• Manufacturer: National Semiconductor

Specifications of DS92LV8028TUF

• Number Of Elements: 8
• Number Of Receivers: 10
• Number Of Drivers: 1
• Input Type: CMOS/TTL
• Operating Supply Voltage (typ): 3.3V
• Output Type: Serializer
• Differential Output Voltage: 550mV
• Transmission Data Rate: 660Mbps
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 196
• Lead Free Status / Rohs Status: Not Compliant

www.national.com
Pin Descriptions
A2, A3, A12, B2, B3, C2, C4,
N11, P2, P3, P4, P5, P6, P7,
K13, K14, L3, L4, L5, L6, L7,
E13, E14, F6, F10, H10, K6,
E3, E4, F1, F2, F3, F4, F11,
H11, H12, H13, H14, J1, J2,
M8, M9, M10, M11, N3, N4,
D12, E1, E2, E9, E10, E12,
F12, G1, G2, G3, G4, G11,
G12, G14, H1, H2, H3, H4,
L8, L9, L10, L11, L12, L13,
C6, C8, C11, D5, D8, D10,
B11-A11, B10-A10, B9-A9,
L14, M3, M4, M5, M6, M7,
J3, J4, J11, J12, J13, J14,
K1, K2, K3, K4, K11, K12,
D14, F5, F8, F9, F13, G6,
C7, C9, C10, D6, D7, D9,
N5, N6, N7, N8, N9, N10,
A1, B1, C3, C5, D4, D13,
P8, P9, P10 P11, P12
B8-A8, B7-A7, A6-B6,
Pin Number
A13, B13, D11, E11
G10, G13, H7,
K10, M13, P1
A5-B5, A4-B4
E5, E7, G7
E6, E8, F7
M14
N14 MS_PWDN
B12
BIST_ACT
BIST_SEL
Doutn
DGND
AGND
DVDD
Name
AVDD
DINnx
DEN
(0:3)
±
Bus LVDS
CMOS
CMOS
CMOS
CMOS
CMOS
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
Type
O
I
I
I
I
I
Analog ground.
Analog power supply.
BIST Active. Control pin for BIST mode enable.When
BIST_ACT = H and BIST_SEL (0:3) = 0H to 8H, device will go
to BIST mode accordingly. See Table 1 Default at Low
BIST select. Control pins for which serializer is set for BIST
mode. See Table 1(Note 4) Default at V
Serializer output data enable. Enable data output DOUTn (0:9).
n = serializer number. When driven low, puts the Bus LVDS
outputs in TRI-STATE. Default at Low.
Digital Ground.
Data input. Inputs for the ten bit serializers. n = serializer
number, x = bit number. Default at Low.
Bus LVDS differential outputs. n = serializer number.
Digital power supply.
Master Powerdown. MS_PWDN driven low shuts down the PLL
and TRI-STATE all outputs, putting the device into a low power
’sleep’ mode. Default at Low.
14
Description
DD