EVAL-AD5445EB Analog Devices Inc, EVAL-AD5445EB Datasheet - Page 8

no-image

EVAL-AD5445EB

Manufacturer Part Number
EVAL-AD5445EB
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-AD5445EB

Lead Free Status / Rohs Status
Not Compliant
AD5424/AD5433/AD5445
Table 5. AD5433 Pin Function Descriptions
TSSOP
1
2
3
4–13
14, 15
16
17
18
19
20
Table 6. AD5445 Pin Function Descriptions
TSSOP
1
2
3
4–15
16
17
18
19
20
Pin No.
Pin No.
LFCSP
19
20
1
2–11
12, 13
14
15
16
17
18
LFCSP
19
20
1
2–13
14
15
16
17
18
Figure 5. AD5433 Pin Configuration (TSSOP)
Figure 7. AD5445 Pin Configuration (TSSOP)
I
I
I
I
DB11
DB10
OUT
OUT
OUT
OUT
GND
GND
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB9
DB8
DB7
DB6
DB5
1
2
1
2
10
10
Mnemonic
I
I
GND
DB9–DB0
NC
CS
R/
V
V
R
Mnemonic
I
I
GND
DB11–DB0
CS
R/ W
V
V
R
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
OUT
OUT
OUT
OUT
FB
DD
REF
FB
DD
REF
NC = NO CONNECT
W
1
2
1
2
(Not to Scale)
(Not to Scale)
AD5433
AD5445
Description
DAC Current Output.
DAC Analog Ground. This pin should normally be tied to the analog ground of the system.
Ground.
Parallel Data Bits 9 to 0.
Not Internally Connected.
Chip Select Input. Active low. Use in conjunction with R/
from the DAC register. Rising edge of
Read/Write. When low, used in conjunction with
contents of DAC register.
Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V.
DAC Reference Voltage Input Terminal.
DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output.
Description
DAC Current Output.
DAC Analog Ground. This pin should normally be tied to the analog ground of the system.
Ground Pin.
Parallel Data Bits 11 to 0.
Chip Select Input. Active low. Used in conjunction with R/ W to load parallel data to the input latch or to read data from
the DAC register. Rising edge of CS loads data.
Read/Write. When low, use in conjunction with CS to load parallel data. When high, use with CS to read back contents
of DAC register.
Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V.
DAC Reference Voltage Input Terminal.
DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output.
20
19
18
17
16
15
14
13
20
19
18
17
16
15
14
13
12
11
12
11
R
V
V
R/W
CS
NC
NC
DB0 (LSB)
DB1
DB2
R
V
V
R/W
CS
DB0 (LSB)
DB1
DB2
DB3
DB4
FB
REF
DD
FB
REF
DD
Rev. A | Page 8 of 32
CS
loads data.
CS
to load parallel data. When high, use with
W
Figure 6 AD5433 Pin Configuration (LFCSP).
Figure 8. AD5445 Pin Configuration (LFCSP)
to load parallel data to the input latch or to read data
DB11
DB10
GND
GND
DB9
DB8
DB7
DB6
DB9
DB8
1
2
3
4
5
1
2
3
4
5
NC = NO CONNECT
20 19 18 17 16
20 19 18 17 16
6 7 8 9 10
6 7 8 9 10
AD5433
TOP VIEW
AD5445
TOP VIEW
PIN 1
INDICATOR
PIN 1
INDICATOR
15
14
13
12
11
15
14
13
12
11
R/W
CS
NC
NC
DB0
R/W
CS
DB0
DB1
DB2
CS
to read back